1T1C MIM Memory Cells with Breakable Insulators for Low-Voltage Scaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory cell technologies face challenges with scalability, manufacturability, and reliability issues, particularly at advanced process nodes, and require high program and disturb voltages, which affect chip area and data security.
Innovation Solution
A one-transistor-one-capacitor (1T1C) configuration using a metal-insulator-metal (MIM) capacitor with a breakable insulating material, allowing for lower program and disturb voltages, reduced chip area, and improved reliability, suitable for advanced process nodes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If existing memory cell technologies are used, then data storage function is achieved, but chip area is large and program voltage is high
Solution Approach 1:
The patent changes the physical and chemical parameters of the capacitor by using a breakable insulating material with specific dielectric properties. This allows the capacitor to operate at lower voltages while maintaining storage functionality, directly reducing the program voltage requirement and improving scalability to advanced process nodes
Solution Approach 2:
The patent employs a composite structure consisting of metal electrodes and a breakable insulating material (such as oxide or nitride layers). This composite material approach enables the capacitor to achieve the necessary electrical characteristics for data storage while operating at reduced voltages, resolving the contradiction between chip area efficiency and voltage requirements
2Ease of manufacture
If existing memory cell technologies are used, then data storage is possible, but manufacturability and scalability are poor at advanced process nodes
Solution Approach 1:
The patent modifies the insulating material parameters to be breakable under specific voltage conditions, which simplifies the manufacturing process and improves scalability. This parameter change allows the memory cell to be manufactured using standard fabrication processes while achieving the desired electrical characteristics, directly addressing manufacturability and scalability concerns
Solution Approach 2:
The breakable insulating material serves a temporary function during programming - it breaks down to allow charge storage, then heals to maintain data retention. This disposable-like behavior simplifies the manufacturing process and improves scalability by eliminating complex structural requirements, directly improving ease of manufacture and manufacturability
3Reliability
If high program voltage is applied, then data can be programmed, but data security is compromised
Solution Approach 1:
The patent changes the voltage parameter by using a breakable insulating material that allows programming at lower voltages. This parameter change maintains data security by preventing unauthorized reading while enabling legitimate programming operations, directly resolving the contradiction between data security and program voltage requirements
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The 1T1C configuration achieves a significant reduction in chip area, lowers program voltage, enhances reliability, and improves data security by using a MIM capacitor with a breakable insulating material, addressing scalability and manufacturability concerns.
Implementation Method 1
The insulating material is configured to break down under a predetermined break-down voltage or higher applied between the first end and the second end of the capacitor
Data Source
AI summary
A memory device includes bit lines, word lines, and memory cells each including a capacitor and a transistor. The transistor has a gate terminal coupled to a corresponding word line among the word lines, a first terminal, and a second terminal. The capacitor has a first end coupled to the first terminal of the transistor, a second end coupled to a corresponding bit line among the bit lines, and an insulating material between the first end and the second end. The memory cells include: a first memory cell having the insulating material that has been broken down and corresponds to a first logic value stored in the first memory cell, and a second memory cell having the insulating material that has not been broken down and corresponds to a second logic value stored in the second memory cell, the second logic value different from the first logic value.