Circuit Breaker Frame Module Electronic Rating Storage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing circuit breakers face limitations in flexibility and expansion due to mechanical interlock schemes, which restrict the use of higher current rating plugs and increase complexity, leading to potential unsafe operations when mismatched.
Innovation Solution
A frame module that stores and provides the current rating to a trip unit electronically, eliminating the need for rating plugs and mechanical interlocks by allowing the trip unit to set the current rating based on the stored information, enabling compatibility and flexibility across different frame sizes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If mechanical interlock schemes are used to prevent mismatched rating plugs, then safety is improved, but device complexity increases and flexibility decreases
Solution Approach 1:
The patent replaces mechanical interlock schemes with electronic identification and verification systems. The trip unit uses electronic sensors, processors, and software to verify rating plug compatibility, eliminating complex mechanical interlocks while maintaining safety. This substitution reduces mechanical complexity and improves flexibility for future iterations.
Solution Approach 2:
The patent introduces an electronic intermediary system consisting of identification elements on rating plugs, sensors on the trip unit, and processing logic that mediates between the rating plug and the circuit breaker operation. This intermediary electronically verifies compatibility without requiring direct mechanical interlocking, resolving the contradiction between safety and complexity.
2Reliability
If mechanical interlock schemes are used to restrict rating plug compatibility, then safety is improved, but adaptability decreases
Solution Approach 1:
The patent replaces restrictive mechanical interlock schemes with flexible electronic verification systems. The electronic identification and processing system can adapt to different rating plug types through software configuration rather than requiring new mechanical designs, significantly improving adaptability while maintaining safety verification.
Solution Approach 2:
The patent creates a universal electronic verification system that can handle multiple rating plug types and configurations through a single trip unit design. The electronic identification system and processing logic provide multi-functionality, allowing the same hardware platform to support various circuit breaker iterations without requiring new mechanical interlock schemes for each variant.
3Reliability
If new mechanical interlock schemes are designed for each circuit breaker iteration, then compatibility is ensured, but device complexity increases
Solution Approach 1:
The patent implements a universal electronic identification and verification system that maintains compatibility across different circuit breaker iterations without requiring new mechanical interlock designs. The same trip unit with electronic sensors and processing logic can verify compatibility for multiple rating plug types, eliminating the need to redesign mechanical interlocks for each iteration.
Solution Approach 2:
The patent substitutes mechanical interlock redesign with electronic verification updates. Instead of developing new mechanical schemes for each circuit breaker iteration, the system uses electronic identification elements and processing logic that can be configured through software, significantly reducing the complexity associated with iterative mechanical design changes.
Data Source
Figure 1
Figure 2~3
Figure 4
AI summary
A frame module (11) for a circuit breaker (1) includes a first interface (13) structured to connect to a trip unit (20), a second interface (15) structured to connect to a frame (10), and a current rating storage unit (12) structured to store a current rating associated with the frame and to provide the stored current rating to the trip unit when the trip unit is connected to the first interface.