Bridge Output Circuit Off-Detection and Dead Time Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing bridge output circuits face inefficiencies and reduced response speed due to the need for increased dead time to prevent shoot-through current, and challenges in accurately detecting the off-timing of high-side and low-side transistors for improved energy efficiency and switching speed.
Innovation Solution
A bridge output circuit design that includes high-side and low-side off-detection circuits with bypass circuits to rapidly detect transistor off-states and reduce dead time, utilizing detection transistors and resistors to generate signals for precise timing control, and an output circuit with ON circuits and clamp circuits to enhance switching speed and power management.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If dead time is increased to prevent shoot-through current, then reliability is improved, but productivity deteriorates due to reduced switching speed
Solution Approach 1:
The patent employs feedback mechanisms through off-detection circuits that monitor the actual off-state of transistors and adjust the dead time dynamically. The circuits detect when transistors have truly turned off and provide feedback signals to reduce or eliminate dead time, thereby maintaining reliability while improving switching speed.
Solution Approach 2:
The dead time is made dynamic rather than fixed. The off-detection circuits continuously monitor transistor states and adjust the dead time period in real-time based on actual switching conditions, allowing the system to optimize between reliability and switching speed adaptively.
2Reliability
If dead time is increased to prevent shoot-through current, then reliability is improved, but use of energy deteriorates due to reduced energy efficiency
Solution Approach 1:
The off-detection circuits provide real-time feedback on transistor off-states, enabling the system to minimize dead time and reduce energy losses during switching transitions while still preventing shoot-through current through intelligent timing control.
3Reliability
If dead time is increased to prevent shoot-through current, then reliability is improved, but loss of time deteriorates due to increased dead time period
Solution Approach 1:
The feedback mechanism detects actual transistor off-states and dynamically adjusts dead time duration, minimizing the time loss while ensuring reliable shoot-through prevention through real-time monitoring and adaptive timing control.
4Productivity
If cross-coupled gate signals are used to reduce dead time, then productivity is improved through faster switching, but device complexity increases due to additional monitoring circuits
Solution Approach 1:
The off-detection circuits are integrated into the existing driver structure and utilize the transistor's own gate signals for detection. The circuits self-monitor and self-adjust the timing without requiring extensive external control logic, reducing overall system complexity while improving switching speed.
Data Source
AI summary
A low-side off-detection signal compares the gate signal of a low-side transistor with a predetermined first level to generate a low-side off-detection signal indicating that the low-side transistor is off. The low-side detection transistor is of the same type as the low-side transistor, with the source connected to the ground terminal, and the gate receiving the low-side transistor gate signal. A first resistor is arranged between the drain of the low-side detection transistor and the power supply terminal. A first bypass circuit is arranged in parallel with the first resistor, and is configured to switch to the conduction state when a control signal is a level which instructs the low-side transistor to switch off, and to switch to the cut-off state when the control signal level instructs the low-side transistor to switch on. The drain signal of the low-side detection transistor is output as the low-side off-detection signal.