Broadband Signal Distribution Circuit With Equalization and Feedback

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing signal distribution circuits in high-speed wired communications face limitations due to relatively low signal bandwidth and poor signal linearity, particularly in voltage-type circuits that rely on serializer/deserializer and non-return-to-zero code modulation.

Innovation Solution

A signal distribution circuit system incorporating an equalization circuit module, signal distribution module, operational amplifying module, feedback circuit module, and time sequence module to collect and process broadband signals, performing amplitude attenuation, amplification, and feedback to enhance signal bandwidth and linearity, utilizing components like resistors, inductors, capacitors, and MOS transistors to manage signal distribution and amplification.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a voltage-type signal distribution circuit is used with NMOS switches and voltage buffers, then the circuit structure is simple, but the signal bandwidth is limited and signal linearity is poor

Engineering Contradiction:
Improvecircuit structureVSAvoidsignal bandwidth
Core Design Contradiction:
Device complexityVSSpeed

Solution Approach 1:

The signal distribution circuit is divided into multiple independent stages: input buffering stage, equalization stage, switching stage, and output amplification stage. Each stage performs a specific function independently, allowing optimization of each stage for high bandwidth while maintaining overall circuit manageability. The segmentation enables parallel signal paths that increase effective bandwidth without proportionally increasing overall complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

An equalization circuit is introduced as an intermediary component between the input buffer and the switching stage. This equalization circuit compensates for frequency-dependent losses and extends the signal bandwidth by equalizing the frequency response. The intermediary equalization stage allows the circuit to achieve wide bandwidth performance without requiring complete redesign of all other components.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Device complexity

If a voltage-type signal distribution circuit is used with NMOS switches and voltage buffers, then the circuit structure is simple, but the signal linearity is poor

Engineering Contradiction:
Improvecircuit structureVSAvoidsignal linearity
Core Design Contradiction:
Device complexityVSManufacturing precision

Solution Approach 1:

Feedback mechanisms are implemented in the output amplification stage to correct non-linear distortions. The feedback loop continuously monitors the output signal and adjusts the amplification to compensate for non-linearities introduced by the switching stage and other components. This feedback approach improves signal linearity without requiring extremely precise manufacturing tolerances on all components.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The circuit employs variable gain amplifiers and adjustable equalization parameters to optimize signal linearity under different operating conditions. By dynamically adjusting circuit parameters such as gain, bandwidth, and equalization coefficients, the system maintains high linearity performance across varying signal levels and frequencies without requiring fixed, overly complex circuit topologies.

Inventive Principle:
Principle #35Parameter changes

3Speed

If amplitude attenuation processing is performed on the initial broadband signal, then the signal bandwidth is increased, but the signal amplitude is reduced

Engineering Contradiction:
Improvesignal bandwidthVSAvoidsignal amplitude
Core Design Contradiction:
SpeedVSPower

Solution Approach 1:

The equalization circuit performs preliminary amplitude adjustment and frequency response shaping before the signal enters the switching stage. By pre-equalizing the signal and compensating for anticipated losses in advance, the circuit maximizes bandwidth utilization while maintaining adequate signal amplitude through the subsequent stages. This preliminary action prevents the need for excessive gain compensation later that would amplify noise and distortions.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The circuit uses variable gain amplifiers and adjustable equalization parameters to dynamically balance bandwidth and amplitude. By changing circuit parameters such as equalization coefficients and amplification gains based on operating conditions, the system optimizes the trade-off between bandwidth extension and amplitude maintenance, achieving wide bandwidth without excessive amplitude loss.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10574491B2Signal distribution circuit and signal distribution circuit system
Publication Date: 2020.02.25 HUAWEI TECH CO LTD
  • US10574491B2 patent drawing
  • US10574491B2 patent drawing
  • US10574491B2 patent drawing

AI summary

A signal distribution circuit including an equalization circuit, a signal distribution part, an operational amplifying circuit, a feedback circuit, and a time sequence circuit. The equalization circuit is configured to collect an initial broadband signal. The signal distribution part is configured to distribute a first-stage broadband signal resulting from amplitude attenuation process to obtain a plurality of same second-stage broadband signals. The operational amplifying circuit is configured to perform amplification processing on the second-stage broadband signal obtained after distribution to obtain a third-stage broadband signal. The feedback circuit is configured to feedback the third-stage broadband signal to the equalization circuit. The time sequence circuit is configured to adjust an amplification gain of the third-stage broadband signal, and transmit the third-stage broadband signal to an analog to digital converter.