Buffer Circuit Parasitic Removal for Low Voltage Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor apparatuses face challenges in achieving low power consumption and high speed operation while maintaining stable data strobing, particularly as they trend towards lower operation voltages.
Innovation Solution
A buffer circuit is designed with a sensing circuit that senses input signals and generates latch control signals, and a latch circuit that latches output data, along with a compensation unit that operates as a capacitor to remove parasitic components and offset impedance, enabling efficient data strobing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a latch type buffer is used for stable data strobing, then data stability is improved, but power consumption increases and speed decreases
Solution Approach 1:
The buffer circuit is divided into two separate circuits: a sensing circuit that operates during the data strobe period to sense and amplify input signals, and a latch circuit that holds the output data stable after the strobe period. This segmentation allows each circuit to be optimized for its specific function, reducing overall power consumption while maintaining data stability.
Solution Approach 2:
The sensing circuit operates periodically only during the data strobe period rather than continuously, as controlled by the data strobe signal. This periodic operation significantly reduces power consumption compared to continuous operation of a traditional latch buffer, while still maintaining stable data output through the subsequent latch circuit.
2Use of energy by moving object
If operation voltage is reduced for low power consumption, then power consumption decreases, but operating speed decreases
Solution Approach 1:
The sensing circuit is designed with local optimization for low-voltage operation, using transistors and circuit topologies that maintain high gain and fast switching at reduced voltages. This local quality enhancement allows the sensing portion to operate efficiently at low voltage while the latch portion maintains speed, resolving the speed-power tradeoff.
Solution Approach 2:
The circuit parameters such as transistor dimensions, threshold voltages, and bias conditions are specifically optimized for low-voltage operation. By changing these parameters, the sensing circuit achieves both low power consumption and high speed performance at reduced operating voltages, breaking the traditional speed-power tradeoff.
3Reliability
If sensing circuit operates continuously for stable output, then output stability is improved, but power consumption increases
Solution Approach 1:
The sensing circuit is enabled only during the data strobe period through the data strobe signal control, and remains inactive otherwise. This periodic operation reduces power consumption significantly compared to continuous operation, while the latch circuit maintains output stability during non-active periods without requiring the sensing circuit to remain active.
Solution Approach 2:
The continuous operation function is extracted from the sensing circuit and assigned to the latch circuit instead. The sensing circuit only performs sensing during the strobe period, while the latch circuit continuously maintains the output stable, separating the sensing function from the holding function to reduce overall power consumption.
Data Source
AI summary
A buffer circuit of a semiconductor apparatus includes a sensing circuit configured to sense input signals according to a data strobe signal, generate latch control signals, provide the latch control signals at nodes, and remove parasitic components of the nodes in response to a clock signal; and a latch circuit configured to generate and latch output data in response to the latch control signals.