Buffer Delay Adjustment for Uniform Data Transfer in Semiconductor Devices

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional semiconductor memory devices face issues with nonuniform wire distances between a data input/output unit and internal circuits, leading to varying data transfer times and increased wire density or power consumption when attempting to uniformize these distances.

Innovation Solution

The semiconductor device employs first and second bus lines with buffers configured such that the transfer delay time of a buffer assigned to an internal circuit near the data input/output unit is longer than that of buffers assigned to internal circuits farther away, ensuring uniform data transfer times without increasing wire density or power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If wire distances between data input/output unit and internal circuits are made uniform by detouring bus lines, then data transfer times are equalized, but wire density significantly increases

Engineering Contradiction:
Improvedata transfer timeVSAvoidwire density
Core Design Contradiction:
Loss of timeVSQuantity of substance

Solution Approach 1:

The patent applies local quality by making the transfer delay time of buffers non-uniform based on their specific locations. Buffers near the data input/output unit have longer delay times, while buffers farther away have shorter delay times. This local differentiation compensates for the varying wire distances without requiring uniform wire lengths, thus avoiding the wire density increase problem.

Inventive Principle:
Principle #3Local quality

2Loss of time

If wire loads in banks are made uniform by short-circuiting bus lines, then data transfer times are equalized, but power consumption increases

Engineering Contradiction:
Improvedata transfer timeVSAvoidpower consumption
Core Design Contradiction:
Loss of timeVSUse of energy by moving object

Solution Approach 1:

The patent applies local quality by making the transfer delay time of buffers non-uniform based on their specific locations. Buffers near the data input/output unit have longer delay times, while buffers farther away have shorter delay times. This local differentiation compensates for the varying wire distances without requiring uniform wire lengths, thus avoiding the wire density increase problem.

Inventive Principle:
Principle #3Local quality

3Loss of time

If wire distances are uniformized by detouring bus lines, then data transfer times are equalized, but area occupied by bus lines increases

Engineering Contradiction:
Improvedata transfer timeVSAvoidarea occupied by bus lines
Core Design Contradiction:
Loss of timeVSArea of stationary object

Solution Approach 1:

The patent applies local quality by making the transfer delay time of buffers non-uniform based on their specific locations. Buffers near the data input/output unit have longer delay times, while buffers farther away have shorter delay times. This local differentiation compensates for the varying wire distances without requiring uniform wire lengths, thus avoiding the wire density increase problem.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS8174907B2Semiconductor device having data input/output unit connected to bus line
Publication Date: 2012.05.08 MICRON TECHNOLOGY INC
  • US8174907B2 patent drawing
  • US8174907B2 patent drawing
  • US8174907B2 patent drawing

AI summary

To provide a semiconductor device including: first and second bus lines; a first buffer connected between the first and second bus lines; second and third buffers connected to the first bus line; fourth and fifth buffers connected to the second bus line; first to fourth banks connected via the first, second, and third buffers to the second bus line; fifth to eighth banks connected via the fourth and fifth buffers to the second bus line; and a data input/output unit connected to the second bus line. Transfer delay times of the fourth and fifth buffers are longer than transfer delay times of the first, second, and third buffers. Thereby, it becomes possible to eliminate differences in data transfer times resulting from differences in distances between far and near ends without causing significant increase in wire density, increase in power consumption, or the like.