Buffer Layer for Through Substrate Via Strain Isolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The integration of chips in 3D stacked devices poses challenges due to the deleterious effects of through substrate vias, which cause strain and systematic degradation of active circuitry, particularly as the number of vias increases, impacting transistor performance and device reliability.
Innovation Solution
The implementation of barrier structures, including a buffer layer and a stress barrier structure around through substrate vias, which reduces the stress transferred to active device regions by accommodating and relaxing strain within the buffer layer, thereby minimizing the impact on adjacent transistors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If through substrate vias are increased to increase integration of stacked chips, then interconnect density is improved, but strain-induced degradation of active circuitry worsens
Solution Approach 1:
A buffer layer is introduced as an intermediary structure between the through substrate via and the active device region. This buffer layer absorbs and redistributes the strain generated by the via, preventing direct transmission of harmful mechanical stress to the transistor channel, thereby maintaining device reliability while allowing high interconnect density
Solution Approach 2:
The harmful strain field is extracted or isolated from the active device region by positioning the buffer layer between the via and the transistor. The buffer layer captures the strain energy locally, preventing it from propagating to the sensitive active circuitry
2Area of stationary object
If through substrate vias are formed closer to active device regions, then area utilization is improved, but strain impact on transistors worsens
Solution Approach 1:
The buffer layer serves as a protective intermediary that enables closer placement of vias to active regions. It creates a strain-isolated zone that allows spatial proximity without direct mechanical coupling, thus improving area utilization while containing strain effects locally
Solution Approach 2:
The buffer layer introduces local quality differentiation by creating a distinct strain-management zone with specific material properties between the via and the transistor. This localized structure allows the via to be positioned closer to active regions while maintaining transistor integrity through differentiated strain characteristics in different spatial zones
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively reduces strain-induced variations and degradations in transistor performance, ensuring consistent device operation and reliability even with increased integration of stacked chips.
Implementation Method 1
A buffer layer is disposed around at least a portion of the through substrate via, wherein the buffer layer is disposed between the isolation regions and the through substrate via
Data Source
AI summary
Through substrate via barrier structures and methods are disclosed. In one embodiment, a semiconductor device includes a first substrate including an active device region disposed within isolation regions. A through substrate via is disposed adjacent to the active device region and within the first substrate. A buffer layer is disposed around at least a portion of the through substrate via, wherein the buffer layer is disposed between the isolation regions and the through substrate via.