Buffer Read Issue Rate Control Circuit

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Computing systems face inefficiencies in managing buffer operations, particularly in controlling read issue rates and handling buffer overflow conditions, leading to suboptimal performance and potential data loss.

Innovation Solution

A system comprising a microprocessor, buffers, and a control circuit with a memory and interface that determines buffer values, compares them to predetermined thresholds, and adjusts read issue rates based on the results, while storing relevant data to manage buffer operations effectively.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the read issue rate is increased to improve data processing speed, then productivity is improved, but buffer overflow conditions occur leading to data loss

Engineering Contradiction:
Improvedata processing speedVSAvoiddata loss prevention
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The control circuit continuously monitors the buffer value and compares it to a predetermined threshold, then dynamically adjusts the read issue rate based on this feedback. When the buffer value approaches the threshold, the read issue rate is reduced to prevent overflow, creating a closed-loop control system that balances speed and reliability

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The read issue rate is transformed from a static parameter to a dynamic one that automatically adjusts based on real-time buffer conditions. The control circuit modulates the read issue rate upward when buffer space is available and downward when the buffer approaches capacity, enabling adaptive performance optimization

Inventive Principle:
Principle #15Dynamics

2Reliability

If buffer size is increased to prevent data loss, then reliability is improved, but device complexity and memory usage increase

Engineering Contradiction:
Improvedata loss preventionVSAvoidbuffer management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Instead of changing the physical buffer size, the invention changes the operational parameters by dynamically adjusting the read issue rate. This parameter change allows the system to maintain reliability through rate control rather than through increased buffer capacity, avoiding the complexity and cost of larger buffers

Inventive Principle:
Principle #35Parameter changes

3Productivity

If the read issue rate is dynamically controlled to optimize performance, then productivity is improved, but device complexity increases due to additional control circuitry

Engineering Contradiction:
Improvebuffer operation efficiencyVSAvoidcontrol circuit complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The control circuit autonomously manages buffer operations by automatically monitoring buffer values, comparing them to thresholds, and adjusting the read issue rate without external intervention. This self-service capability eliminates the need for complex external control mechanisms while achieving optimized buffer operation

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8019920B2Method to improve operating performance of a computing device
Publication Date: 2011.09.13 HEWLETT PACKARD ENTERPRISE DEV LP
  • US8019920B2 patent drawing
  • US8019920B2 patent drawing
  • US8019920B2 patent drawing

AI summary

The system includes a microprocessor, a first buffer, a second buffer, and a control circuit. The control circuit includes a memory and an interface. The control circuit is configured to determine a first buffer value and compare the first buffer value to a predetermined value to obtain a result. The control circuit is further configured to control a read issue rate of the first buffer based on the result. The memory is configured to store at least one of the first buffer value, the result, the read issue rate, and the TAG.