Buried Metal Bitline Layout for Higher Bitcell Writability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory designs suffer from area inefficiency due to the use of frontside power rails for memory cells, leading to a need for improved area efficiency in modern memory architecture.
Innovation Solution
The implementation of buried metal technology to form and dispose buried metal lines parallel to bitlines and wordlines, utilizing capacitive coupling to generate negative gate-to-source voltage and boost wordline voltage, thereby enhancing the writability of bitcells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If frontside power rails are used for memory cells, then voltage distribution to frontside circuitry is achieved, but area penalty occurs in fabrication
Solution Approach 1:
The patent moves the power distribution function from the frontside to the backside of the substrate by implementing buried power supply rails. This dimensional relocation allows voltage distribution to memory cells without occupying frontside area, thereby eliminating the area penalty while maintaining reliable voltage delivery to frontside circuitry.
Solution Approach 2:
The patent embeds power supply rails within the substrate structure itself, nesting the power distribution network inside the existing memory array architecture. The buried rails are integrated into the substrate beneath the memory cells, allowing dual functionality of the same physical space - memory cells on top and power distribution below.
2Device complexity
If conventional memory designs are used, then simplicity is maintained, but area efficiency deteriorates
Solution Approach 1:
By relocating power rails to the backside/substrate level, the patent achieves better area efficiency without significantly complicating the overall design. The buried rail approach leverages existing substrate routing capabilities and requires minimal changes to the frontside memory cell architecture.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach improves memory performance and robustness by leveraging capacitive effects from buried metals, reducing the area penalty and enhancing write capability of bitcells.
Implementation Method 1
capacitive coupling from buried metal to bitlines temporarily generates negative gate-to-source voltage (Vgs) at the bitcell passgate to improve the writability of the bitcell
Implementation Method 2
supply voltage coupled to power supply connections of the wordline drivers via the buried metal line... mitigating dynamic voltage drops
Data Source
AI summary
Various implementations described herein are related to a device having bitline drivers coupled to passgates of bitcells via bitlines and buried metal lines formed within a substrate including a buried enable signal line and a buried ground line coupled to ground connections of the bitline drivers. The buried enable signal line transfers a negative bias to a selected bitline of the bitlines via the buried ground line that is coupled to the ground connections of the bitline drivers so as to increase gate-source bias of the passgates of the selected bitcell to thereby enhance write capability of the selected bitcell.