Burst-mode Data Recovery for Multi-gigabit PONs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High bit rates in upstream PON traffic pose challenges for burst-mode receivers, particularly in designing efficient analog circuits like TIA and LA, leading to signal distortion and increased bit error rates, which existing systems struggle to address effectively.

Innovation Solution

A data recovery system comprising a signal sampler, preamble correlator, delimiter detector, and finite state machine that oversamples upstream signals, correlates preambles, and extracts data to diagnose network conditions, enabling adjustments for improved signal processing and network performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If high bit rates are used in upstream PON traffic, then bandwidth utilization and network capacity are improved, but signal distortion and bit error rates increase due to limitations in analog circuits (TIA and LA)

Engineering Contradiction:
Improvebandwidth utilizationVSAvoidsignal integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent changes the operating parameters of the burst-mode receiver by adjusting the sampling rate and timing recovery parameters to optimize performance at high bit rates. The system dynamically adapts sampling parameters based on detected signal characteristics, allowing reliable operation at 2.5Gb/s and 10Gb/s rates without signal distortion

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent implements feedback mechanisms where the receiver uses detected signal quality metrics to adjust its operation. The system monitors for signal distortion and bit errors, then modifies its sampling and timing recovery parameters accordingly to maintain signal integrity at high bandwidth utilization levels

Inventive Principle:
Principle #23Feedback

2Productivity

If analog circuits (TIA and LA) are designed for high bit rates, then bandwidth capacity is improved, but circuit complexity and design difficulty increase significantly

Engineering Contradiction:
Improvebit rate capacityVSAvoidanalog circuit complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent replaces complex analog signal processing with digital signal processing techniques. Instead of relying on high-speed analog circuits for timing recovery and signal conditioning, the system uses digital sampling and digital signal processing algorithms, significantly reducing analog circuit complexity while maintaining high bit rate capability

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent segments the signal processing function into separate modular components: analog front-end (TIA and LA), digital sampling stage, and digital signal processing stage. This segmentation allows each component to be optimized independently, reducing the complexity burden on any single component while achieving high overall system performance

Inventive Principle:
Principle #1Segmentation

3Device complexity

If traditional burst-mode receiver design is used, then device simplicity is maintained, but data recovery reliability fails at high bit rates due to insufficient sampling and timing recovery

Engineering Contradiction:
Improvereceiver structure simplicityVSAvoiddata recovery accuracy
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent introduces dynamic timing recovery and adaptive sampling rate adjustment to the burst-mode receiver. The system dynamically adjusts its sampling timing and rate based on the detected signal characteristics and timing information from the preamble and delimiter, enabling reliable data recovery at high bit rates while maintaining a relatively simple overall receiver structure

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent performs preliminary timing recovery and synchronization during the preamble detection phase before actual data recovery. The receiver uses the known preamble pattern to establish accurate timing and sampling points in advance, ensuring that subsequent data sampling occurs at optimal points and achieving high reliability without complicating the main data recovery path

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8538258B2Burst-mode data recovery for multi-gigabit passive optical networks
Publication Date: 2013.09.17 WSOU INVESTMENTS LLC
  • US8538258B2 patent drawing
  • US8538258B2 patent drawing
  • US8538258B2 patent drawing

AI summary

In a TDMA optical network, a clock data recovery module uses signal oversampling and preamble correlation together with enhanced performance modules to extract additional data from the upstream transmission signal. Information including duty cycle, ONT power estimation, signal noise and jitter can be extracted from the upstream signal using digital logic and used to tune network components and/or alleviate network conditions.