Burst Transmission Offset Logic for DRAM Timing Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High clock speeds in DRAM and SDRAM applications make it challenging to align phases and set duty cycles accurately, leading to reduced reliability in data communication due to narrow timing windows and margins for error.
Innovation Solution
A semiconductor device with a delay-locked loop (DLL) and duty cycle correction (DCC) circuit that includes a duty cycle corrector, phase detector, delay adjustment circuit, and replica circuit to adjust the phase and duty cycle of internal clock signals, using divided clock signals to detect and correct duty cycle errors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If high clock speeds are used in DRAM and SDRAM applications, then data transmission speed is improved, but phase alignment accuracy and duty cycle precision deteriorate due to narrow timing windows
Solution Approach 1:
The patent applies preliminary action by performing phase alignment and duty cycle calibration before actual high-speed data transmission. The system uses training sequences and reference signals to pre-adjust timing parameters, ensuring that when high-speed operation begins, the phase and duty cycle are already optimized. This allows the system to achieve high data transmission speeds while maintaining the precision required for reliable operation.
Solution Approach 2:
The patent implements feedback mechanisms where the system continuously monitors timing parameters during operation and makes real-time adjustments. By comparing actual signal characteristics against reference values and using adaptive equalization, the system can compensate for phase drift and duty cycle variations that occur during high-speed transmission, thereby maintaining alignment accuracy despite the narrow timing windows.
2Speed
If high clock speeds are used in DRAM and SDRAM applications, then data transmission speed is improved, but reliability of data communication deteriorates due to narrow margins for error
Solution Approach 1:
The patent applies beforehand cushioning by incorporating margin enhancement techniques before high-speed data transmission begins. The system uses oversampling, redundant encoding, and pre-established error correction codes to create a buffer against timing errors. These measures provide a safety margin that compensates for the reduced tolerance at high clock speeds, allowing reliable communication even when timing windows are narrow.
Solution Approach 2:
The patent uses feedback mechanisms to continuously monitor signal integrity and adjust timing parameters in real-time. By detecting errors or near-errors during transmission and dynamically adjusting phase and duty cycle parameters, the system can maintain reliable communication at high speeds. The feedback loop ensures that any drift or degradation is corrected before it causes data loss.
3Speed
If phase alignment and duty cycle settings are adjusted at high clock speeds, then data transmission speed is maintained, but accuracy of correction deteriorates
Solution Approach 1:
The patent applies segmentation by dividing the high-speed signal into multiple lower-speed samples or phases for measurement purposes. Instead of attempting to measure phase and duty cycle directly at the full clock speed where precision is difficult, the system uses divided clock signals or multiple sampling points to effectively slow down the measurement process. This allows accurate detection of timing parameters while the overall system maintains high-speed operation.
Solution Approach 2:
The patent performs preliminary measurement and adjustment at reduced speeds or during dedicated calibration periods before returning to full-speed operation. By using training sequences and reference signals at lower effective rates, the system can accurately measure phase and duty cycle parameters without the timing constraints of full-speed operation. These preliminary measurements are then applied to optimize high-speed transmission.
Data Source
AI summary
Apparatuses and methods for data transmission offset values in burst transmissions. An example apparatus may include offset logic configured to provide offset values associated with a receiver circuit of a memory device coupled to a signal line. The offset values are based on individual transition threshold voltages biases of sample circuits of the receiver circuit. The example apparatus may further include an input/output (I/O) circuit comprising a driver circuit. The driver circuit configured to receive a logic signal and the offset values and to provide an output signal to the signal line based on the logic signal and to adjust voltages of the output signal based on the offset values.