System Bus Interface for Random Access to Programmable Logic Registers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current programmable logic devices (PLDs) require a full system reboot and reconfiguration for even minor changes, as the configuration process is write-only and sequential, limiting flexibility and efficiency in programming and accessing application registers.

Innovation Solution

A built-in system bus interface allows for random access and read/write capabilities to configuration and application registers, enabling fast and flexible configuration of programmable logic without affecting other registers or requiring a reboot, using a microcontroller or processing device to load and manage configuration data directly.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a full system reboot and reconfiguration is performed for configuration changes, then the configuration process can be completed, but the system downtime and reconfiguration time increase significantly

Engineering Contradiction:
Improveconfiguration completenessVSAvoidsystem downtime
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent segments the configuration process by implementing individual addressability for configuration data through the system bus interface. This allows specific configuration registers to be accessed and modified independently without requiring full system reconfiguration, enabling partial updates that reduce downtime while maintaining configuration integrity.

Inventive Principle:
Principle #1Segmentation

2Reliability

If sequential configuration programming is used, then the configuration process can be completed, but the programming speed and flexibility decrease

Engineering Contradiction:
Improveconfiguration accuracyVSAvoidprogramming speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements dynamic configuration access by allowing random access to configuration registers through the system bus interface. This enables the configuration process to adapt to different access patterns and update only the necessary portions of configuration data, improving programming speed while maintaining accuracy through controlled access mechanisms.

Inventive Principle:
Principle #15Dynamics

3Adaptability or versatility

If modular changes are desired in configuration, then configuration flexibility improves, but the current system requires full reconfiguration anyway

Engineering Contradiction:
Improveconfiguration flexibilityVSAvoidreconfiguration overhead
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent enables modular configuration changes by providing individual addressability to configuration registers. This segmentation allows users to modify only the specific configuration elements that need changing, rather than performing full system reconfiguration, thereby reducing complexity overhead while maintaining flexibility.

Inventive Principle:
Principle #1Segmentation

4Adaptability or versatility

If configuration data is loaded from external sources, then configuration capability is provided, but the configuration process is write-only and requires specific formatting

Engineering Contradiction:
Improveconfiguration capabilityVSAvoidconfiguration ease
Core Design Contradiction:
Adaptability or versatilityVSEase of operation

Solution Approach 1:

The patent introduces the system bus interface as an intermediary between external configuration sources and the programmable logic device. This intermediary provides standardized access mechanisms and address mapping, simplifying the configuration process by handling data formatting and transfer protocols, thereby improving ease of operation while maintaining configuration capability.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS8598908B1Built in system bus interface for random access to programmable logic registers
Publication Date: 2013.12.03 INFINEON TECHNOLOGIES AMERICAS CORP
  • US8598908B1 patent drawing
  • US8598908B1 patent drawing
  • US8598908B1 patent drawing

AI summary

A method and apparatus to provide random access to a programmable logic register. A processing device in a programmable logic system retrieves data from a memory of the programmable logic system. The data is loaded into a configuration register configured to store configuration data for a programmable logic function over a system bus. The processing device programs a programmable logic block to implement the programmable logic function based on the configuration data, where the processing device is configured to access a first configuration register in the configuration register set, the first configuration register corresponding to a first programmable logic block in the programmable logic system, without affecting a second configuration register corresponding to a second programmable logic block.