Configurable Bus Park Timing for Valid RFFE Read Data

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing RFFE interface for RF front-end devices often results in invalid data retrieval due to insufficient bus park cycle periods, leading to increased latency and reduced data throughput when multiple read requests are necessary to obtain valid data.

Innovation Solution

A protocol controller extends the bus park cycle period based on the data preparation delay of subordinate devices, using a serial bus to modify the clock signal and ensure valid data is available at the end of the bus park cycle.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the bus park cycle period is kept at one clock cycle to maintain fast data retrieval, then the speed is improved, but the reliability deteriorates because the subordinate device cannot prepare data in time

Engineering Contradiction:
Improvedata retrieval speedVSAvoiddata validity
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The bus park cycle period is made dynamic and configurable rather than fixed at one clock cycle. The protocol controller can adjust the duration based on the specific subordinate device's data preparation capabilities, allowing the system to optimize between speed and reliability for different devices.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The clock signal parameters are modified during the bus park cycle. The protocol controller generates a customized clock signal with adjusted frequency or duration to extend the bus park period, enabling the subordinate device sufficient time to prepare data while maintaining protocol compliance.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If multiple read requests are sent to retrieve valid data, then the reliability is improved, but the loss of time increases due to repeated failed reads

Engineering Contradiction:
Improvedata validityVSAvoidlatency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system performs preliminary configuration of the bus park cycle period before actual data retrieval operations. By pre-configuring the appropriate park duration based on the subordinate device characteristics, the system ensures data validity on the first read attempt, eliminating the need for multiple retry requests and associated latency.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If the bus park cycle period is extended to ensure valid data, then the reliability is improved, but the productivity decreases due to longer idle periods

Engineering Contradiction:
Improvedata validityVSAvoiddata throughput
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

Different bus park cycle periods are applied to different subordinate devices based on their individual data preparation capabilities. Rather than using a uniform extended period for all devices, each device receives a customized configuration that provides just enough time for data preparation, minimizing idle periods and maintaining high throughput.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS12468655B2Configurable bus park cycle period
Publication Date: 2025.11.11 QUALCOMM INC
  • US12468655B2 patent drawing
  • US12468655B2 patent drawing
  • US12468655B2 patent drawing

AI summary

A principal device includes a protocol controller coupled, via a serial bus, to one or more subordinate devices. The serial bus includes a clock wire and a data wire. The protocol controller is configured to send, on the data wire, a read command addressed to a subordinate device to initiate a read transaction. The protocol controller is also configured to modify a clock signal on the clock wire to extend a bus park cycle period. The bus park cycle period is extended based on a data preparation delay associated with the subordinate device. The protocol controller is further configured to, subsequent to the bus park cycle period, read data from the data wire during the read transaction.