Bus Relay Arbitration Consolidation for Interconnect Bridge Design
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional bus control systems require complex and time-consuming design and inspection processes due to separate arbitration and bus protocol conversion functions in the interconnect and bridge sections, leading to increased man-hours and circuit size.
Innovation Solution
A bus relay device with an interconnect section that collectively operates arbitration processes for control signal groups, reducing the need for separate arbitration in the bridge section and simplifying the design and inspection of the bridge section by using a single arbiter to convert signals from a high-speed to a low-speed bus specification.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If separate arbitration and bus protocol conversion functions are implemented in interconnect and bridge sections, then bus specification conversion capability is improved, but device complexity and design inspection time increase
Solution Approach 1:
The patent combines the arbitration function and bus protocol conversion function into a single integrated device. The interconnect section performs arbitration on control signal groups from multiple masters, and the bridge section performs bus protocol conversion, both within one bus relay device rather than as separate components. This integration reduces overall system complexity while maintaining the ability to handle multiple bus specifications.
Solution Approach 2:
The bus relay device is designed with multi-functional capabilities to handle both arbitration and bus protocol conversion. The interconnect section can arbitrate control signal groups from multiple masters according to different priority orders, while the bridge section can convert between different bus specifications (e.g., high-speed to low-speed). This universal design allows a single device to perform multiple functions that would traditionally require separate components.
2Manufacturing precision
If separate arbitration processes are implemented in interconnect and bridge sections, then bus protocol conversion accuracy is improved, but manufacturing time and inspection effort increase
Solution Approach 1:
The patent merges the arbitration function in the interconnect section with the bus protocol conversion function in the bridge section into a single integrated system. This allows for coordinated operation where arbitration results are directly passed to the conversion function, reducing the need for separate verification processes and improving overall processing efficiency while maintaining accuracy.
Solution Approach 2:
The interconnect section performs arbitration on control signal groups before they are passed to the bridge section for bus protocol conversion. By resolving arbitration priorities in advance, the system prepares the control signal groups in a ready-to-convert state, which streamlines the subsequent bus protocol conversion process and reduces the time required for both design and inspection phases.
3Measurement precision
If multiple arbiters are used for arbitration of control signal groups, then arbitration accuracy is improved, but circuit size increases
Solution Approach 1:
The patent consolidates the arbitration function into a single arbiter in the interconnect section that handles all control signal groups from multiple masters. This single arbiter determines priority orders and selects which control signal groups to pass to the bridge section, eliminating the need for multiple separate arbiters and reducing circuit size while maintaining arbitration accuracy through centralized control logic.
Solution Approach 2:
The single arbiter in the interconnect section is designed with universal capability to handle arbitration for multiple types of control signal groups (read control signal groups, write control signal groups, etc.) from multiple masters. It can apply different priority orders based on the type of control signal group and the master's identity, providing accurate arbitration without requiring specialized arbiters for each case.
Data Source
AI summary
A combination includes a first bus master coupled to a first bus to output a first signal group including at least one of signals onto the first bus, a second bus master coupled to the first bus to output a second signal group including at least one of signals onto the first bus, an interconnect section coupled between the first bus and a second bus to receive the first and second signal groups and to output a third signal group including at least one of signals onto the second bus, and a bridge section coupled between the second bus and a third bus to receive the third signal group and to output a fourth signal group including at least one of signals onto the third bus free from performing a selecting operation for the third signal group.