Bus System With Segmented Data Lines For Synchronized Clocking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing bus systems face challenges in efficiently managing clock signals and data transmission between bus masters and slaves, particularly in voice and audio communication systems, where synchronization and address assignment are critical for reliable data exchange.
Innovation Solution
A bus system with a clock line and two data lines is implemented, allowing for bidirectional digital serial data transmission, with optional pull-up resistors and daisy-chain connections for clock signal distribution, enabling flexible clock generation and initialization routines to ensure synchronized communication.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a single data line is used for bidirectional communication, then the number of wires is reduced, but data transmission reliability and synchronization between master and slave devices deteriorate
Solution Approach 1:
The single bidirectional data line is segmented into two separate unidirectional data lines: one for master-to-slave transmission and another for slave-to-master transmission. This segmentation eliminates signal conflicts and improves transmission reliability while maintaining a relatively simple wire configuration.
Solution Approach 2:
Separate data lines act as intermediaries that dedicate specific transmission paths for specific directions. The first data line exclusively carries master-to-slave signals, while the second data line exclusively carries slave-to-master signals, preventing interference and improving reliability.
2Reliability
If clock signal is distributed to all bus slaves, then synchronization is improved, but the complexity of clock signal management and initialization increases
Solution Approach 1:
The system performs preliminary actions during initialization: the bus master first assigns unique addresses to all bus slaves, then distributes clock signals in a controlled sequence. This preliminary address assignment simplifies subsequent clock management by enabling targeted clock distribution only to addressed slaves.
Solution Approach 2:
The system implements feedback mechanisms where bus slaves report their clock signal reception status and synchronization state back to the bus master. This feedback enables the master to adjust clock distribution dynamically, maintaining synchronization while managing complexity.
3Reliability
If address assignment is performed for all bus slaves, then communication reliability is improved, but the initialization time and processing overhead increase
Solution Approach 1:
Address assignment is performed as a preliminary action during system initialization before normal data transmission begins. The bus master sequentially assigns addresses to all bus slaves in advance, storing this information for rapid subsequent access, thereby minimizing the impact on overall system operation time.
Solution Approach 2:
The system performs address assignment for all bus slaves (excessive action) during initialization, even though not all slaves may be actively used. This ensures that when slaves are needed, their addresses are already assigned and stored, eliminating the need for time-consuming address discovery during normal operation.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A bus system (14, 15, 16) and methods for initialization and communication in a bus system are presented.