BVH Traversal Stack Hardware for Low-Latency Ray Tracing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing 3D computer graphics rendering techniques face computational demands that exceed the capabilities of standard computing platforms, particularly in real-time ray tracing, due to the high resource requirements for processing large scenes with bounding volume hierarchies (BVHs).

Innovation Solution

Implementing a hardware acceleration unit, the Tree Traversal Unit (TTU), to manage traversal stack operations, which includes a short stack with a restart trail mechanism to minimize on-chip memory usage and reduce latency, allowing efficient ray tracing by separating tasks between the TTU and Ray Tracing Unit (RTU).

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If traditional software-based stack operations are used for BVH traversal, then flexibility and programmability are maintained, but processing speed and real-time performance deteriorate due to high computational overhead

Engineering Contradiction:
Improveray tracing processing speedVSAvoidcomputational overhead
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent replaces software-based stack operations with dedicated hardware circuitry (Tree Traversal Unit) that performs BVH traversal using parallel bitwise operations. The hardware implementation substitutes sequential software execution with concurrent logical operations, achieving real-time performance while maintaining the same traversal functionality through circuit-level optimization.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent divides the ray tracing pipeline into separate functional units: the Tree Traversal Unit (TTU) handles BVH traversal independently from the Ray Tracing Unit (RTU). This segmentation allows each unit to be optimized for its specific function, with the TTU using specialized hardware for stack operations while the RTU focuses on intersection calculations, thereby improving overall processing speed.

Inventive Principle:
Principle #1Segmentation

2Reliability

If a full traversal stack is maintained in on-chip memory, then traversal state is preserved accurately, but memory usage and latency increase

Engineering Contradiction:
Improvetraversal state accuracyVSAvoidmemory access latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent extracts only the essential traversal state information needed for resuming traversal after an intersection event. Instead of maintaining the complete stack in on-chip memory, the system saves minimal state data (current node index and traversal depth) in fast registers, while the full stack resides in slower memory. This extraction of critical state reduces memory access latency while preserving traversal accuracy.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent pre-calculates and stores traversal state information in a compact format before intersection events occur. The Tree Traversal Unit maintains readiness by having traversal state prepared in advance in fast-access registers, allowing immediate resumption of traversal without costly memory accesses during time-critical intersection handling.

Inventive Principle:
Principle #10Preliminary action

3Measurement precision

If shader processors are dedicated to BVH traversal, then traversal accuracy is maintained, but resources available for actual ray tracing and graphics processing decrease

Engineering Contradiction:
Improvetraversal accuracyVSAvoidgraphics processing throughput
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent segments the processing responsibilities by creating a dedicated Tree Traversal Unit that handles BVH traversal independently from the shader processors. This segmentation allows traversal accuracy to be maintained through specialized hardware logic while freeing shader processors to focus entirely on ray-triangle intersection calculations and graphics rendering, thereby increasing overall graphics processing throughput.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent replaces software-based traversal execution in shader processors with dedicated hardware circuitry. The Tree Traversal Unit uses hardwired logic and parallel bitwise operations to perform traversal, ensuring deterministic accuracy while eliminating the computational overhead that would consume shader processor resources. This substitution enables shader processors to dedicate full capacity to graphics processing tasks.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Data Source

PatentUS20250356573A1Hardware acceleration for stack operations in ray traversal
Publication Date: 2025.11.20 QUALCOMM INC
  • US20250356573A1 patent drawing
  • US20250356573A1 patent drawing
  • US20250356573A1 patent drawing

AI summary

Aspects of the disclosure are directed to ray tracing. In accordance with one aspect, the disclosure includes determining if a node state is a leaf node, wherein the node state is at a current node of a bounding volume hierarchy (BVH); determining a ray intersection of a first child node In one example, from the current node using the ray hit information and a traversal stack. In one example, the method further includes updating a state information about a second child node and subsequent child nodes using the traversal stack.