Bypassing Application Processor for Storage Data Transfer
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing electronic devices consume excessive power and time during data transfers between storage devices and peripheral devices due to the involvement of the application processor in processing and routing data through the communication protocol stack.
Innovation Solution
Bypassing the application processor by directly transferring data between the storage device and the peripheral device through an interconnect device, allowing data to be routed without passing through the application processor, thereby reducing power consumption and transfer time.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data is transferred through the application processor using the communication protocol stack, then data transfer reliability is improved, but power consumption increases and transfer time increases
Solution Approach 1:
The patent introduces an interconnect device as an intermediary component that enables direct data transfer between the storage device and peripheral device. This mediator handles the data routing and protocol management, allowing the application processor to remain in a low-power state while maintaining reliable data transfer through the interconnect's dedicated data paths and protocol handling capabilities.
Solution Approach 2:
The patent segments the data transfer function by separating it from the application processor. The interconnect device is given independent control over data transfer operations, allowing the application processor to focus on higher-level tasks while the interconnect handles the actual data movement and protocol stack management, thereby reducing overall system power consumption.
2Reliability
If data is transferred through the application processor using the communication protocol stack, then data transfer reliability is improved, but transfer time increases
Solution Approach 1:
The interconnect device serves as a specialized intermediary optimized for high-speed data transfer between storage and peripheral devices. It maintains protocol compliance and data integrity while providing direct data paths that bypass the application processor, thereby reducing transfer time without sacrificing reliability.
Solution Approach 2:
The interconnect device is pre-configured with the necessary protocol stack and data path routing capabilities, allowing it to immediately handle data transfers without requiring application processor intervention. This preliminary preparation of data transfer mechanisms enables faster execution while maintaining protocol reliability.
3Ease of operation
If the application processor processes and routes data, then data transfer control is improved, but device complexity increases and power consumption increases
Solution Approach 1:
The interconnect device acts as a specialized intermediary that assumes responsibility for data transfer control between storage and peripheral devices. This separation allows the application processor to maintain simple, high-level control interfaces while the interconnect handles the complex protocol stack and data routing, effectively distributing system complexity to where it is most efficiently managed.
4Adaptability or versatility
If data is routed through the application processor, then data transfer flexibility is improved, but power consumption increases and transfer time increases
Solution Approach 1:
The interconnect device provides dedicated, configurable data paths between storage and peripheral devices, enabling flexible data transfer scenarios without requiring application processor involvement. The interconnect's programmable routing and protocol handling capabilities provide adaptability while maintaining low-power operation through direct data paths.
Data Source
AI summary
Data transfer between a data storage device and a peripheral device bypasses an application processor that is coupled to the data storage device and to the peripheral device. In one embodiment, the data storage device includes a memory controller configured to receive, from an application processor, a message indicating a set of logical addresses and a data transfer identifier corresponding to the set of logical addresses. The memory controller is responsive to a request for memory access that includes the data transfer identifier and that is received from a peripheral device. The memory controller is configured to respond to the request by performing a memory access operation based on the set of logical addresses.


