C-Element Glitch Filter for CMOS Metastability Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed CMOS circuits face metastability issues due to switching times of logic signals, leading to glitches and insufficient amplitudes, which existing glitch filters struggle to mitigate effectively.
Innovation Solution
A glitch filter system incorporating an input stage generating separate delayed digital signals, a C-element for logic state manipulation, and an output latch with a feedback inverter to control and maintain logic states, overriding the C-element to reduce metastability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If high-speed clock signals are used to increase operating speed, then productivity is improved, but metastability occurs resulting in unexpected logic states and insufficient signal amplitude
Solution Approach 1:
The input stage generates delayed versions of the input signal in advance before they are needed by the C-element. This preliminary delay action ensures that signal transitions are properly时序 coordinated, preventing metastability from occurring when the C-element evaluates its inputs during high-speed operation
Solution Approach 2:
The C-element acts as an intermediary component between the input stage and output latch. It mediates the logic state transitions by requiring both inputs to be stable at the same logic level before changing its output, thereby filtering out metastable states and ensuring reliable logic propagation at high speeds
2Reliability
If existing glitch filters are implemented to mitigate metastability, then logic signal stability is improved, but device complexity increases making it difficult to implement in certain CMOS applications
Solution Approach 1:
The glitch filter functionality is merged with the clock signal generation path by integrating the C-element and output latch directly into the signal flow. This combination eliminates the need for separate, complex glitch filter circuits while providing effective metastability mitigation within the existing CMOS logic structure
Solution Approach 2:
The C-element serves multiple functions simultaneously: it acts as a logic gate, a metastability filter, and a synchronization element. This multi-functionality reduces the need for additional dedicated components, simplifying the overall CMOS circuit implementation while maintaining signal stability
Data Source
AI summary
One example includes a glitch filter system. The system includes an input stage to receive an input signal, a first output to provide a first digital signal, and a second output to provide a second digital signal. A C-element receives the first digital signal and the second digital signal and provides a third digital signal at a first logic state in response to each of the first and second digital signals having a second logic state opposite the first logic state. An output latch provides an output signal at the second logic state in response to the first logic state of the third digital. The output latch also receives the first and second digital signals to maintain the first logic state of the third digital signal in response to one of the first and second digital signals changing from the second logic state to the first logic state.