C3MOS Wideband Amplifier Input Matching for Reflection Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed wideband data amplifiers face challenges in impedance matching between silicon chips and packages/circuit boards, leading to signal integrity degradation due to reflections, power consumption, and costly process requirements, especially at higher frequencies.
Innovation Solution
The implementation of current-controlled CMOS (C3MOS) wideband data amplifier circuits with input series inductors and differential termination resistors, along with an input matching impedance network, to achieve better impedance matching and extended bandwidth while reducing reflections.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If standard CMOS process technology is used for high-speed wideband data amplifiers, then cost is reduced and manufacturing is simplified, but speed and bandwidth are limited
Solution Approach 1:
The patent changes the operating parameters of CMOS transistors by introducing inductive peaking networks that resonate with parasitic capacitances, extending the bandwidth and speed of standard CMOS circuits without requiring faster process technology. This allows standard CMOS to achieve high-speed performance through parameter optimization rather than process changes.
2Area of stationary object
If transmission lines are moved closer together at the package substrate to reduce size, then area is reduced, but coupling occurs that alters transmission parameters and creates differential and common-mode reflections
Solution Approach 1:
The patent introduces common-mode chokes and differential-mode inductors as intermediary elements that decouple the transmission lines magnetically, reducing mutual coupling and preventing the generation of differential and common-mode reflections even when lines are closely spaced.
3Ease of operation
If bonding wires are used to connect package to silicon die, then ease of assembly is improved, but inductive impedance is introduced at multi-GHz data rates causing signal degradation
Solution Approach 1:
The patent converts the harmful inductive impedance of bonding wires into a beneficial element by designing resonant circuits where the wire inductance forms part of the peaking network, resonating with parasitic capacitances to extend bandwidth rather than degrade signal integrity.
4Speed
If capacitive loading from bonding pads and ESD structures is reduced, then bandwidth is improved, but protection against electrostatic discharge is compromised
Solution Approach 1:
The patent segments the ESD protection function from the signal path by using dedicated ESD protection circuits that are magnetically coupled to the signal lines through transformers or inductors, allowing ESD protection capacitance to be present without directly loading the high-speed signal path.
5Manufacturing precision
If termination resistors are placed very close to input pads to reduce reflection, then impedance matching is improved, but capacitive loading from transistors creates parallel shorts that reduce overall impedance at higher frequencies
Solution Approach 1:
The patent moves the termination function to a different dimensional approach by using differential termination networks that terminate differential modes while leaving common-mode paths open, and using inductive peaking to compensate for the impedance reduction caused by transistor capacitances at high frequencies.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances signal integrity by minimizing reflections and extending bandwidth, while maintaining low power consumption and reducing the need for expensive process technologies.
Implementation Method 1
an input matching impedance network including a first series peaking inductor having a first end coupled to a first differential input signal and a second series peaking inductor having a second end coupled to a second differential input signal
Implementation Method 2
two series connected 50Ω termination resistors... A first capacitor C1... has its positive end coupled to the drain of the second differential transistor and has its negative end coupled to the gate of the first differential transistor
Data Source
AI summary
Current-controlled CMOS (C3MOS) wideband input data amplifier for reduced differential and common-mode reflection. Impedance matching and bandwidth extension provides desired gain at higher frequencies and may be achieved at the interface between silicon and package and/or circuit board within various integrated circuits that may be employed within communication devices. In some instances, a differential transistor pair is employed that also includes Miller capacitors coupled between the gate of one transistor of the differential transistor pair to the drain of the other transistor of the differential transistor pair. This can also include series load connected resistors and inductors coupled between the respective drains of the transistors of the differential transistor pair to a power supply voltage. Also, series connected input inductors may also couple to the gates of the transistors of the differential transistor pair.