CA Sampling Circuit Using Offset References for High-Speed Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory systems face decoding errors and inefficiencies due to non-full rail signals when operating at high speeds, which are exacerbated by the introduction of pre-amplifiers that increase processing power, latency, and space consumption.
Innovation Solution
Implementing sampling circuitry that performs comparisons with offset reference voltages using differential decision circuits and a latch circuit to determine the logical value of CA signals, eliminating the need for pre-amplifiers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If pre-amplifiers are introduced to mitigate decoding errors caused by non-full rail signals, then decoding reliability is improved, but processing power consumption increases, latency increases, and space occupation increases
Solution Approach 1:
The patent removes the pre-amplifier component from the signal processing chain entirely. Instead of amplifying non-full rail signals before sampling, the system directly samples the incoming CA signals using decision circuits that compare the signals against reference voltages. This extraction of the pre-amplifier eliminates the associated power consumption, latency, and space overhead while maintaining decoding reliability through direct comparison methods.
Solution Approach 2:
The patent replaces the analog pre-amplification mechanism with a digital comparison mechanism. Instead of using a pre-amplifier to boost signal amplitude, the system uses decision circuits that directly compare CA signals with reference voltages to determine logical values. This substitution eliminates the need for analog signal conditioning and reduces processing complexity.
2Reliability
If pre-amplifiers are introduced to mitigate decoding errors caused by non-full rail signals, then decoding reliability is improved, but latency increases
Solution Approach 1:
The patent removes the pre-amplifier component from the signal processing chain entirely. Instead of amplifying non-full rail signals before sampling, the system directly samples the incoming CA signals using decision circuits that compare the signals against reference voltages. This extraction of the pre-amplifier eliminates the associated power consumption, latency, and space overhead while maintaining decoding reliability through direct comparison methods.
3Reliability
If pre-amplifiers are introduced to mitigate decoding errors caused by non-full rail signals, then decoding reliability is improved, but space occupation increases
Solution Approach 1:
The patent removes the pre-amplifier component from the signal processing chain entirely. Instead of amplifying non-full rail signals before sampling, the system directly samples the incoming CA signals using decision circuits that compare the signals against reference voltages. This extraction of the pre-amplifier eliminates the associated power consumption, latency, and space overhead while maintaining decoding reliability through direct comparison methods.
4Productivity
If CA channel operates at high speed, then productivity is improved, but decoding errors increase due to non-full rail signals
Solution Approach 1:
The patent changes the reference voltage parameters used in signal comparison. Decision circuits compare CA signals against reference voltages that are specifically selected to accommodate non-full rail signal levels. By adjusting the comparison threshold parameters rather than amplifying the signals, the system maintains accurate decoding at high speeds without introducing the complexity of pre-amplification.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces decoding errors, decreases latency, and increases throughput while freeing up space for enhanced memory capacity and performance in high-speed operations.
Implementation Method 1
a first decision circuit configured to compare the CA signal sampled during a first unit interval with a first reference voltage that has a positive offset
Implementation Method 2
a second decision circuit configured to compare the CA signal sampled during the first unit interval with a second reference voltage that has a negative offset
Implementation Method 3
a latch circuit coupled with an output of the receiver, the latch circuit configured to output, for the first unit interval, a state of the CA signal during the first unit interval
Data Source
AI summary
Methods, systems, and devices for command and address (CA) sampling are described. A memory system may implement a sampler that performs a first comparison of a CA sample with a first reference voltage and a second comparison of a CA sample with a second reference voltage. Such comparisons may be performed at the memory system using a first decision circuit and a second decision circuit. The memory system may determine to activate one of the first decision circuit or the second decision circuit based on a value of a previous CA sample. After activating the respective decision circuit, an output of the decision circuit may be input to a latch circuit, and the latch may determine a logical value of the CA sample. The latch circuit may send the output of the latch circuit as feedback to the first decision circuit and the second decision circuit.