Cache-Coherent Storage Bridge for DRAM-SSD Tiered Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory systems face challenges in balancing fast data access with cost-effectiveness, as DRAM provides rapid access but is expensive and volatile, while SSDs are cheaper but slower, leading to significant latency issues when processing large datasets.

Innovation Solution

A memory device incorporating a back-end storage device supporting a block protocol and a lightweight bridge that manages data transfers between DRAM and SSDs using a cache-coherent interconnect protocol, with a filter to direct data to the appropriate storage tier based on address mapping, and an accelerator for efficient data processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If DRAM is used to store the entire database, then data access speed is improved, but cost increases significantly

Engineering Contradiction:
Improvedata access speedVSAvoidcost
Core Design Contradiction:
SpeedVSQuantity of substance

Solution Approach 1:

The system divides storage into two segments: DRAM for frequently accessed data and SSD for less frequently accessed data. The memory device includes both DRAM and SSD storage media, with a memory controller that manages data distribution between them based on access patterns and requirements.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different storage media are assigned different roles based on their characteristics. DRAM provides fast access for active data sets, while SSD provides cost-effective storage for the entire database. The system optimizes each storage medium's usage according to its local qualities.

Inventive Principle:
Principle #3Local quality

2Quantity of substance

If SSD is used to store the entire database, then cost is reduced, but data access latency increases significantly

Engineering Contradiction:
ImprovecostVSAvoiddata access latency
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The system performs preliminary actions by pre-loading frequently accessed data from SSD to DRAM before actual processing needs occur. The memory controller monitors access patterns and proactively transfers data to faster storage media.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

DRAM acts as an intermediary between the SSD and the processor. The memory device includes both DRAM and SSD storage media, with a memory controller that manages data distribution between them based on access patterns and requirements.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If a hybrid storage system with protocol conversion is implemented, then data access efficiency is improved, but device complexity increases

Engineering Contradiction:
Improvedata access efficiencyVSAvoiddevice complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The memory controller performs multiple functions: it manages DRAM operations, handles SSD communications, performs protocol conversion between PCIe and NVLink, and makes intelligent data placement decisions. This multi-functionality reduces the need for separate dedicated components.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system merges the memory controller with protocol conversion capabilities and SSD interface functionality into a single integrated device. The memory device includes both DRAM and SSD storage media, with a memory controller that manages data distribution between them based on access patterns and requirements.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS12591530B2Systems and methods for a cache-coherent interconnect protocol storage device
Publication Date: 2026.03.31 SAMSUNG ELECTRONICS CO LTD
  • US12591530B2 patent drawing
  • US12591530B2 patent drawing
  • US12591530B2 patent drawing

AI summary

A device is disclosed. An interface may connect the device to a processor. The interface may support a first protocol. A first storage and a second storage may the data. The second storage may support a second protocol different from the first protocol. A controller may be connected to the interface and the first storage. A bridge may be connected to the interface, the first storage, and the second storage. The bridge may include a filter configured to coordinate a data transfer between the first storage and the second storage.