Cache Line Eviction Using Data Pattern Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current cache management techniques prioritize performance over power consumption by evicting cache lines based on frequency of use, leading to increased latency and energy expenditure, whereas there is a need to reduce power consumption while maintaining system performance.
Innovation Solution
Implement a cache management system that selects cache lines for eviction based on data patterns, specifically identifying and evicting cache lines storing background data patterns, which allows for power savings by reducing the need for read and write operations to higher-level memory.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If cache lines are evicted based on frequency of use, then system performance is improved, but power consumption increases
Solution Approach 1:
The patent changes the eviction selection parameter from frequency of use to data pattern type. By identifying whether cache lines contain background data patterns versus foreground data patterns, the system can make eviction decisions that reduce unnecessary data transfers to higher-level memory, thereby reducing power consumption while maintaining acceptable performance levels.
2Productivity
If cache lines are evicted based on frequency of use, then system performance is improved, but latency increases
Solution Approach 1:
The patent changes the eviction selection parameter from frequency of use to data pattern type. By identifying background data patterns that are less likely to be accessed soon, the system can evict these cache lines without causing excessive cache misses and latency, while still maintaining system performance through selective eviction of truly non-critical data.
3Quantity of substance
If cache memory storage capacity is increased, then more data can be cached, but device complexity and cost increase
Solution Approach 1:
The patent implements a self-service mechanism where the cache management system automatically identifies and evicts cache lines containing background data patterns. This intelligent eviction policy allows the system to effectively manage limited cache capacity without requiring additional hardware complexity or larger physical cache structures.
Data Source
AI summary
A cache memory circuit that evicts cache lines based on which cache lines are storing background data patterns is disclosed. The cache memory circuit can store multiple cache lines and, in response to receiving a request to store a new cache line, can select a particular one of previously stored cache lines. The selection may be performed based on data patterns included in the previously stored cache lines. The cache memory circuit can also perform accesses where the internal storage arrays are not activated in response to determining data in the location specified by the requested address is background data. In systems employing virtual addresses, a translation lookaside buffer can track the location of background data in the cache memory circuit.