Prioritizing Common Cache Level Visualization for Debugging

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current cache monitoring techniques are inadequate for effectively visualizing and debugging software applications, as they fail to provide comprehensive information about cache contents and states, which are crucial for determining the execution status and optimization of software applications.

Innovation Solution

A system and method that collect information from caches with a common cache level, prioritize them to display different cache levels, and provide this information to a processor for visualization, allowing users to view the contents and states of caches and memories, facilitating debugging and optimization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of information

If cache monitoring techniques are used to collect information from caches, then cache information can be obtained, but the information cannot be effectively visualized and debugged due to inadequate display capabilities

Engineering Contradiction:
Improvecache information completenessVSAvoidvisualization and debugging capability
Core Design Contradiction:
Loss of informationVSEase of operation

Solution Approach 1:

The patent segments cache information display by creating separate display regions for different cache levels (first cache level, second cache level, etc.). Each cache level is divided into independent display sections that can be individually configured and viewed, allowing comprehensive cache information to be organized into manageable segments that are easier to visualize and debug.

Inventive Principle:
Principle #1Segmentation

2Loss of information

If multiple caches at the same cache level are displayed, then comprehensive cache information is provided, but the display becomes complex and difficult to interpret

Engineering Contradiction:
Improvecache contents and states informationVSAvoiddisplay structure complexity
Core Design Contradiction:
Loss of informationVSDevice complexity

Solution Approach 1:

The patent introduces a hierarchical dimension to the display structure by organizing caches into multiple cache levels (first cache level, second cache level, etc.). This dimensional organization transforms the flat, complex display of multiple caches into a structured hierarchical view, making it easier to interpret while maintaining comprehensive information display.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Ease of operation

If caches at the same cache level are prioritized and displayed as different levels, then cache information becomes more organized and easier to debug, but the display manipulation increases system complexity

Engineering Contradiction:
Improvedebugging easeVSAvoidinformation manipulation complexity
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by pre-configuring priority settings for different caches before display. The system automatically prioritizes caches and assigns them to different cache levels based on predetermined criteria, so that when information is displayed, it is already organized in an easy-to-debug format without requiring complex real-time manipulation.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS7603521B2Prioritizing caches having a common cache level
Publication Date: 2009.10.13 TEXAS INSTRUMENTS INC
  • US7603521B2 patent drawing
  • US7603521B2 patent drawing
  • US7603521B2 patent drawing

AI summary

An information carrier medium containing software that, when executed by a processor, causes the processor to receive information from circuit logic that is adapted to collect the information from caches having a common cache level. The software also causes the processor to prioritize the caches having the common cache level such that the caches are displayable as having different cache levels.