Shared Cache Line Staling Control for Lower Memory Traffic

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Efficient cache memory management is needed to optimize processor performance in systems with shared cache resources among multiple processor clients, as premature replacement of stale cache lines can increase main memory traffic and power consumption.

Innovation Solution

Implementing a local staling parameter and client parameter for each cache line to indicate its staling state and ownership, allowing only the owner client to replace stale data, thereby minimizing unnecessary main memory access and optimizing cache line replacement.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If cache memory is shared among multiple processor clients, then cache memory capacity is increased, but premature replacement of stale cache lines increases main memory traffic and power consumption

Engineering Contradiction:
Improvecache memory capacityVSAvoidpower consumption
Core Design Contradiction:
Quantity of substanceVSLoss of energy

Solution Approach 1:

The patent introduces a local staling parameter for each cache line that differentiates between stale cache lines that can be safely replaced and those that should be protected. This local quality distinction allows the system to maintain more cache lines (increasing effective capacity) while avoiding premature replacements that cause energy waste, thus resolving the contradiction between capacity and power consumption.

Inventive Principle:
Principle #3Local quality

2Quantity of substance

If cache memory is shared among multiple processor clients, then cache memory capacity is increased, but premature replacement of stale cache lines increases main memory traffic

Engineering Contradiction:
Improvecache memory capacityVSAvoidmain memory traffic
Core Design Contradiction:
Quantity of substanceVSLoss of substance

Solution Approach 1:

By assigning a local staling parameter to each cache line, the system creates a quality distinction that prevents aggressive replacement of useful stale cache lines. This reduces unnecessary main memory writebacks and traffic while still allowing capacity to be shared among multiple clients, resolving the contradiction between capacity and memory traffic.

Inventive Principle:
Principle #3Local quality

3Device complexity

If standard cache replacement policies are used, then cache memory management is simplified, but cache line replacement efficiency decreases

Engineering Contradiction:
Improvecache memory management complexityVSAvoidcache line replacement efficiency
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The patent modifies the cache replacement decision by introducing a new parameter - the local staling parameter - that changes the replacement criteria. This parameter-based enhancement allows the system to distinguish between different types of stale cache lines, improving replacement efficiency without significantly increasing management complexity, thus resolving the contradiction between simplicity and efficiency.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12632394B2Local staling parameter for cache memory management in a processor
Publication Date: 2026.05.19 QUALCOMM INC
  • US12632394B2 patent drawing
  • US12632394B2 patent drawing
  • US12632394B2 patent drawing

AI summary

Aspects of the disclosure are directed to cache memory management. In accordance with one aspect, the disclosure includes a shared cache memory configured to store data into a plurality of cache lines; and a client coupled to the shared cache memory, the client configured to determine if a local staling state of one of the plurality of cache lines is inactive or active.