Canary Circuit Passgate Transistor Variation for SRAM Monitoring
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Large SRAM arrays face challenges in monitoring read/write speeds due to significant local variations in transistor threshold voltage, which existing canary circuits fail to account for, leading to inadequate tracking and potential device failure.
Innovation Solution
A canary circuit with a regulator circuit that generates a wordline voltage with a predetermined offset from the threshold voltage of passgate transistors, using a subtractor circuit and operational amplifier to account for standard deviation variations, ensuring accurate read/write speed tracking and proactive failure detection.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional canary circuits are used to monitor SRAM read/write speeds, then global variations can be tracked, but local variations in transistor threshold voltage are not accounted for, leading to inaccurate speed monitoring
Solution Approach 1:
The patent introduces passgate transistors with deliberately varied threshold voltages (Vt) within the canary circuit bitcells. This local variation mirrors the distribution of Vt variations found across the large SRAM array, enabling the canary circuit to accurately represent local timing impacts rather than just global variations. The regulator circuit compensates for these local variations by adjusting the wordline voltage to account for the predetermined offset from the passgate transistor threshold voltage.
2Reliability
If canary circuits are designed to fail before actual device, then proactive failure detection is achieved, but inadequate tracking of local variations leads to premature or delayed failure detection
Solution Approach 1:
The canary circuit is designed with passgate transistors that pre-embed the threshold voltage variations expected in the production SRAM array. The regulator circuit is configured with a predetermined offset that anticipates the timing impact of these variations. This preliminary configuration allows the canary circuit to fail at the correct moment - before the actual SRAM array fails - providing accurate advance warning without premature or delayed detection.
3Quantity of substance
If large SRAM arrays are used to increase memory capacity, then storage density improves, but local variations in transistor characteristics increase, making speed monitoring more difficult
Solution Approach 1:
The canary circuit creates a simplified copy of the large SRAM array's critical characteristics - specifically the passgate transistor threshold voltage variations and their timing impact. Instead of monitoring all billions of transistors in a 2 MB array, the canary circuit uses a small number of bitcells with deliberately varied Vt that statistically represent the distribution found in the full array. This copying approach enables accurate speed monitoring without the complexity of monitoring the entire large array.
Data Source
AI summary
A canary circuit with passgate transistor variation is described herein. The canary circuit includes a memory canary circuit that has a plurality of bitcells. Each bitcell has at least a passgate transistor that is driven by a wordline voltage. The canary circuit further includes a regulator circuit that outputs a wordline voltage that accounts for a predetermined offset of a threshold voltage of the passgate transistor. In an embodiment, the regulator circuit is a subtractor circuit that generates the wordline voltage from a reference voltage based in part on the threshold voltage variation of the passgate transistor.