Capacitive Boosted Driver Circuit for High-Speed Toggle Noise Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in semiconductor memory devices is to maintain high-speed data transfer between the memory controller and memory die while minimizing self-induced noise and power consumption, especially as memory densities increase, leading to signal degradation and performance limitations.
Innovation Solution
A high-speed toggle mode interface with a capacitive boosted driver circuit is implemented, featuring a pair of transistors connected in series between supply levels, with resistors and capacitors to isolate supply variations and boost current, reducing noise and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If data transfer speed is increased, then read and write performance is improved, but signal degradation and self-induced noise increase
Solution Approach 1:
A capacitor is introduced as an intermediary component between the driver circuit and the transmission line. This capacitor acts as a charge reservoir that mediates the current flow during signal transitions, absorbing excess current during switching events and preventing it from coupling back into the supply network. This intermediary element effectively isolates the noise-generating mechanism from the power supply while maintaining high-speed signal integrity.
Solution Approach 2:
The driver circuit parameters are optimized by adjusting the transistor sizing and capacitor value to achieve optimal performance. The capacitor value is specifically chosen to provide sufficient charge reservoir capacity for the required data transfer speed while minimizing its impact on signal rise/fall times. This parameter optimization allows the system to operate at high speeds without excessive noise generation.
2Productivity
If data transfer speed is increased, then read and write performance is improved, but power consumption increases
Solution Approach 1:
The capacitor is pre-charged during idle periods and during the opposite logic state, storing electrical energy in advance. When a signal transition occurs, this pre-stored energy is immediately available to drive the transmission line, eliminating the need for the driver transistor to source excessive current during switching. This preliminary energy storage action reduces the instantaneous power demand and average power consumption while maintaining high-speed operation.
Solution Approach 2:
The capacitor undergoes periodic charging and discharging cycles that are synchronized with the data transfer operations. During periods when data is not changing, the capacitor remains charged and ready. When transitions occur, the capacitor discharges to provide the necessary current boost. This periodic action pattern allows the system to maintain high-speed capability while consuming less average power compared to continuous high-current driving.
3Quantity of substance
If memory capacity is increased, then storage capability is improved, but signal degradation on data lines worsens
Solution Approach 1:
The solution applies capacitive boosting independently to each data line driver, segmenting the noise mitigation approach rather than using a centralized solution. Each driver circuit has its own capacitor that addresses the specific signal integrity issues on that particular data line. This segmented approach allows the system to support multiple high-capacity memory die connected in parallel, as each data line's signal degradation is handled independently without interfering with other data lines.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables efficient high-speed data transfer by reducing self-induced noise and power consumption, enhancing read/write performance and capacity without increasing silicon area or logic complexity.
Implementation Method 1
each of at least one capacitor connected between a low supply level and a node between a respective one of the at least one resistor and a respective one of the pair of transistors
Data Source
AI summary
An interface circuit that can operate in toggle mode at data high transfer rates while reducing the self-induced noise is presented. The high speed toggle mode interface supplies a data signal to a data line or other transfer line by a driver circuit. The driver circuit includes a pair of series connected transistors connected between a high supply level and a low supply level, where the data line is supplied from a node between the two transistors. A resistor is connected between one or both of the transistors and one of the supply levels, with a capacitor connected between the low supply level and a node between the resistor and the transistor. The resistor helps to isolate the transistor from the supply level while the capacitor can act as current reservoir to boost the current to the transistor during data transition, reducing the noise seen by the voltage supply.