Configurable Capacitive Logic Thresholds for Low-Transistor Gates

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing multi-input logic gates require numerous transistors and interconnects, leading to high power consumption, which is a challenge in reducing power consumption for battery-powered devices.

Innovation Solution

A capacitive input circuit with a configurable threshold is developed, allowing it to perform different logic functions by adjusting the switching threshold. This is achieved through a reset phase where the pull-up and pull-down devices are controlled to set the threshold, and an evaluation phase where the output is determined based on the inputs and configured logic function.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by stationary object

If traditional multi-input logic gates are used, then logic functions can be implemented, but power consumption increases due to numerous transistors and interconnects

Engineering Contradiction:
Improvepower consumptionVSAvoidnumber of transistors
Core Design Contradiction:
Use of energy by stationary objectVSDevice complexity

Solution Approach 1:

The patent implements a universal capacitive-input circuit that can perform multiple logic functions (AND, OR, NAND, NOR, majority, minority gates) by dynamically adjusting a single threshold parameter. This single circuit structure replaces what would traditionally require multiple different logic gate circuits, significantly reducing transistor count while maintaining full logic functionality. The circuit achieves multi-functionality through configurable threshold values that determine the switching behavior based on input combinations.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent changes the threshold parameter of the capacitive-input circuit to implement different logic functions. By adjusting the threshold voltage level, the same physical circuit can exhibit different logical behaviors. For example, lowering the threshold may implement an OR gate function while raising it implements an AND gate function. This parameter-based configuration eliminates the need for multiple fixed-structure logic gates, reducing overall device complexity and power consumption.

Inventive Principle:
Principle #35Parameter changes

2Use of energy by stationary object

If the number of transistors is reduced to lower power consumption, then power efficiency improves, but the ability to implement various logic functions is limited

Engineering Contradiction:
Improvepower consumptionVSAvoidlogic function configuration
Core Design Contradiction:
Use of energy by stationary objectVSAdaptability or versatility

Solution Approach 1:

The patent introduces dynamic configurability to the capacitive-input circuit by allowing the threshold parameter to be adjusted based on desired logic function requirements. This dynamic adjustment enables the same hardware structure to adapt to different logical operations. The circuit includes control mechanisms that can modify the threshold voltage in response to configuration signals, transforming a static logic gate into a reconfigurable logic element that maintains versatility while minimizing transistor count.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The capacitive-input circuit serves as a universal logic element capable of implementing multiple logic functions through parameter configuration. Rather than requiring separate dedicated circuits for each logic function, this single universal structure can be programmed to perform AND, OR, NAND, NOR, majority, and minority operations by setting appropriate threshold values, thereby achieving full adaptability with minimal hardware.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Device complexity

If a fixed threshold is used in the capacitive-input circuit, then the circuit structure is simple, but the circuit can only perform one logic function

Engineering Contradiction:
Improvecircuit structureVSAvoidlogic function
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent transforms the static threshold into a dynamic, adjustable parameter. The capacitive-input circuit incorporates control circuitry that can modify the threshold voltage level based on configuration inputs. This dynamic capability allows the same simple physical structure to adapt to different logic function requirements, achieving versatility without complicating the fundamental circuit architecture. The threshold adjustment mechanism adds minimal complexity while enabling multiple logic operations.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The capacitive input circuit reduces power consumption by minimizing the number of transistors required, while also providing flexibility to configure the circuit for various logic functions, thus addressing the limitations of existing circuit architectures.

Implementation Method 1

a first capacitor having a first terminal coupled to the first input and a second terminal coupled to a summing node

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS12308836B1Method of adjusting threshold of a linear capacitive-input circuit
Publication Date: 2025.05.20 KEPLER COMPUTING INC
  • US12308836B1 patent drawing
  • US12308836B1 patent drawing
  • US12308836B1 patent drawing

AI summary

An apparatus and configuring scheme where a capacitive input circuit can be programmed to perform different logic functions by adjusting the switching threshold of the capacitive input circuit. Digital inputs are received by respective capacitors on first terminals of those capacitors. The second terminals of the capacitors are connected to a summing node. A pull-up and pull-down device are coupled to the summing node. The pull-up and pull-down devices are controlled separately. During a reset phase, the pull-up and/or pull-down devices are turned on or off in a sequence, and inputs to the capacitors are set to condition the voltage on node n1. As such, a threshold for the capacitive input circuit is set. After the reset phase, an evaluation phase follows. In the evaluation phase, the output of the capacitive input circuit is determined based on the inputs and the logic function configured during the reset phase.