Integrated Circuit Capacitor Resistor Shared Material Formation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current integrated circuit manufacturing processes are costly due to the numerous patterning and etching steps required for forming metal-to-metal capacitors and resistors, with most capacitors needing at least two to three additional patterning steps and resistors requiring deposition and patterning steps, leading to increased manufacturing costs.

Innovation Solution

A process where the bottom plate of a metal-to-metal capacitor and a metallic device, such as a resistor, are formed using the same material layers, reducing the number of photoresist patterning steps and eliminating the need for additional deposition and etching steps, with a high resistance conductive etch stop layer ensuring uniformity across the wafer.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If metal-to-metal capacitors and resistors are formed using conventional separate patterning steps, then device functionality is achieved, but manufacturing cost increases and processing time extends

Engineering Contradiction:
Improvemanufacturing costVSAvoidnumber of patterning steps
Core Design Contradiction:
Ease of manufactureVSDevice complexity

Solution Approach 1:

The patent merges the formation of capacitor bottom plates and resistor structures into a single patterning step. The resistive material layer is patterned simultaneously to form both capacitor bottom plates and resistor structures, eliminating separate patterning steps and reducing manufacturing complexity while maintaining device functionality

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The resistive material layer serves multiple functions: it forms the bottom plate of metal-to-metal capacitors and simultaneously forms resistor structures. This multi-functional approach allows a single material layer and patterning process to create both device types, reducing the overall number of fabrication steps required

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Productivity

If additional deposition and etching steps are performed for resistors, then resistor functionality is achieved, but processing time and cost increase

Engineering Contradiction:
Improveprocessing efficiencyVSAvoidprocessing time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The resistive material layer is deposited in advance as part of the capacitor bottom plate formation process. This preliminary deposition allows the same material layer to be used for both capacitor and resistor formation, eliminating the need for separate resistor material deposition steps and reducing overall processing time

Inventive Principle:
Principle #10Preliminary action

3Manufacturing precision

If wafer-level uniformity is required for resistance, then precise control is needed, but process complexity increases

Engineering Contradiction:
Improveresistance uniformityVSAvoidprocess complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The etch stop layer automatically provides wafer-level uniformity control through its inherent material properties. The layer's consistent thickness and etch characteristics self-regulate the resistive material layer thickness across the entire wafer during the patterning process, eliminating the need for additional control mechanisms or complex process adjustments

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8907446B2Integrated circuit structure with capacitor and resistor and method for forming
Publication Date: 2014.12.09 TEXAS INSTRUMENTS INC
  • US8907446B2 patent drawing
  • US8907446B2 patent drawing
  • US8907446B2 patent drawing

AI summary

An integrated circuit structure with a metal-to-metal capacitor and a metallic device such as a resistor, effuse, or local interconnect where the bottom plate of the capacitor and the metallic device are formed with the same material layers. A process for forming a metallic device along with a metal-to-metal capacitor with no additional manufacturing steps.