Capacitor Structure with Segmented Common Terminal

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The use of vertical parallel plate capacitors in integrated circuits results in high levels of parasitic capacitance, necessitating a reduction in this unwanted capacitance to improve electrical application performance.

Innovation Solution

A capacitor structure is designed with a common first wall serving as a terminal for multiple capacitors, featuring finger regions that extend from a common region and are perpendicular to a substrate, with separate second walls acting as terminals, arranged such that first finger regions are positioned between second finger regions, reducing the total surface area and thereby minimizing parasitic capacitance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If vertical parallel plate capacitors are used in integrated circuits, then capacitor functionality is achieved, but parasitic capacitance increases to an undesirably high level

Engineering Contradiction:
Improvecapacitor functionalityVSAvoidparasitic capacitance
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The capacitor structure is segmented into multiple individual capacitor units, each with its own first terminal and second terminal. These segmented capacitors are arranged in a bank configuration where each capacitor is electrically isolated from others, preventing parasitic capacitance coupling between adjacent capacitors. The segmentation allows each capacitor to function independently with minimized parasitic effects.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent transitions from traditional planar capacitor layouts to a three-dimensional vertical parallel plate structure. By extending capacitor plates vertically rather than horizontally, the design achieves higher capacitance density while reducing the footprint area. This dimensional change allows better control over parasitic capacitance through optimized vertical spacing and positioning.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Device complexity

If multiple capacitors share a common first terminal, then device complexity is reduced, but parasitic capacitance increases due to larger total surface area

Engineering Contradiction:
Improvenumber of terminalsVSAvoidparasitic capacitance
Core Design Contradiction:
Device complexityVSObject-generated harmful factors

Solution Approach 1:

The common first terminal is segmented into multiple separate first terminals, with each terminal dedicated to a specific capacitor unit. This segmentation eliminates the large continuous surface area that would create high parasitic capacitance, while still maintaining a simplified structure through the modular capacitor bank design. Each segmented terminal has minimized surface area optimized for its specific capacitor.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Each first terminal is locally optimized for its specific capacitor unit rather than using a single large common terminal. The local quality principle allows each terminal to have the precise dimensions and positioning needed to minimize parasitic capacitance for its associated capacitor, while the overall bank structure remains organized and manageable.

Inventive Principle:
Principle #3Local quality

Data Source

PatentEP1943666B1Capacitor structure
Publication Date: 2016.04.20 QUALCOMM INC
  • EP1943666B1 patent drawingFigure 1~4
  • EP1943666B1 patent drawingFigure 5~7
  • EP1943666B1 patent drawingFigure 8~9

AI summary

The capacitor structure includes a first wall that serves a first terminal for a plurality of capacitors. The capacitor structure also includes a plurality of second walls that each serves as second terminals for a different one of the capacitors. In some instances, the first wall includes a plurality of first finger regions extending from a first common region and one or more of the first finger regions are at least partially positioned between different second walls.