Capacitor Storage Node Lateral Expansion for High-Density Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor device integration density increases, the capacitance of unit cell capacitors decreases, leading to data loss and functional errors, and existing methods to enhance capacitance, such as increasing storage node height, result in electrical bridges and manufacturing challenges.
Innovation Solution
A semiconductor memory device with a capacitor featuring a gap between the buffer conductive layer and the etching stopping layer, where a portion of the capacitor lower electrode is formed within this gap, and a sacrificial layer is used to create this gap, preventing electrical bridges and maintaining capacitance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the height of the storage node is increased to increase capacitance, then the capacitance of the unit cell capacitor increases, but it becomes very difficult to pattern conductive layers and electrical bridges between adjacent storage nodes increase significantly
Solution Approach 1:
The invention transitions from vertical stacking (increasing height) to horizontal expansion (increasing surface area) by forming storage nodes with enlarged top surfaces that extend laterally. This dimensional shift allows capacitance increase without the reliability penalties of height increase, as the storage nodes maintain lower profiles while providing greater electrode surface area through lateral spreading.
Solution Approach 2:
The invention employs curved or rounded storage node structures with enlarged top surfaces, utilizing spherical or spheroidal geometry to maximize surface area within a compact footprint. This curvature allows the storage nodes to achieve high capacitance while maintaining a form factor that reduces electrical bridge formation compared to sharp, tall vertical structures.
2Quantity of substance
If the height of the storage node is increased to increase capacitance, then the capacitance of the unit cell capacitor increases, but it becomes very difficult to pattern conductive layers
Solution Approach 1:
The invention shifts the capacitance enhancement strategy from the vertical dimension to the horizontal dimension by creating storage nodes with expanded top surfaces. This approach maintains a manageable vertical profile that is easier to pattern with existing lithography tools, while achieving the desired capacitance increase through lateral surface area expansion.
3Reliability
If a circle type storage node is used instead of elliptical type to prevent electrical bridges, then electrical bridges are reduced, but the total surface area of the storage node is lower resulting in less capacitance
Solution Approach 1:
The invention employs asymmetric storage node structures where the top surface area is enlarged relative to the base, creating a shape that is neither purely circular nor elliptical but optimized for both capacitance and bridge prevention. This asymmetric design allows the storage node to maintain sufficient spacing from adjacent nodes (reducing bridges) while providing maximum surface area for capacitance through the enlarged top portion.
Data Source
AI summary
In a semiconductor device having a capacitor and a method of fabricating the same, the semiconductor device comprises a semiconductor substrate and an insulating layer on the semiconductor substrate, a contact plug electrically connected to the semiconductor substrate and formed in the contact hole, a buffer conductive layer pattern electrically connected to the contact plug and formed on the insulating layer and the contact plug, an etching stopping layer formed on the buffer conductive layer pattern, a gap between the buffer conductive layer pattern and the etching stopping layer, a capacitor lower electrode electrically connected to the buffer conductive layer pattern and formed on the buffer conductive layer pattern. The gap is filled by a portion of the capacitor lower electrode.