Capacitor Surface Electrodes Intermediate Connection ESR ESL Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing capacitors with surface electrodes arranged in a planar grid-like pattern face degradation in equivalent series resistance (ESR) and equivalent series inductance (ESL) due to non-uniform current distribution, which affects their noise suppression and high-frequency performance.
Innovation Solution
The capacitor design includes a substrate with first and second inner electrodes, a dielectric layer, and intermediate electrodes that connect the surface electrodes, reducing current path lengths and biasing effects, thereby increasing the number of parallel current paths and dispersing current effectively, leading to reduced ESR and ESL.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If surface electrodes of different polarities are arranged in a planar grid-like pattern, then the number of parallel current paths is increased and ESR is reduced, but non-uniform current distribution occurs when current strength varies across different regions, degrading the effective ESR and ESL
Solution Approach 1:
The capacitor structure is divided into multiple stacked layers with inner electrodes and dielectric layers. By segmenting the electrode structure into multiple discrete units stacked together, the patent creates multiple independent current paths that can handle non-uniform current distribution more effectively, preventing degradation of ESR and ESL performance.
Solution Approach 2:
The patent transitions from a two-dimensional planar grid arrangement to a three-dimensional stacked configuration. By adding the vertical stacking dimension, the capacitor achieves better current distribution characteristics while maintaining low ESR and ESL, as currents can flow through multiple layers in parallel rather than being constrained to a single plane.
2Length of moving object
If terminals of different polarities are arranged in a planar grid-like pattern to reduce ESR and ESL, then the overall current path is shortened, but the directions of currents flowing into and out of surface electrodes are determined by external circuit patterns, causing non-uniform current strength across different regions
Solution Approach 1:
The capacitor is segmented into multiple stacked units, each contributing to the overall current path. This segmentation allows currents to be distributed across multiple shorter paths in parallel, maintaining low overall current path length while improving current distribution uniformity through the stacked architecture.
Solution Approach 2:
By stacking capacitor units vertically, the patent creates three-dimensional current paths. This dimensional change allows currents to flow through multiple layers simultaneously, effectively reducing the overall current path length while the stacked structure naturally promotes more uniform current distribution compared to planar arrangements.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration effectively suppresses noise and voltage fluctuations, achieving a low ESL/ESR capacitor that maintains performance even with non-uniform current distribution, suitable for high-frequency applications.
Implementation Method 1
a dielectric layer that is provided between the first inner electrode and the second inner electrode
Implementation Method 2
a first intermediate electrode that is provided above the first inner electrode and the second inner electrode, and that is connected to the first inner electrode at a plurality of first locations
Data Source
AI summary
A capacitor that includes a substrate, a first inner electrode and a second inner electrode provided above the first main surface of the substrate, the second inner electrode arranged so as to face the first inner electrode; a dielectric layer between the first inner electrode and the second inner electrode; a first intermediate electrode connected to the first inner electrode at a plurality of first locations; first surface electrodes electrically connected to the first intermediate electrode; and a second surface electrode connected to the second inner electrode at a plurality of second locations.