Cascade Extension Control for Two-Wire Multi-Device Routing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current control systems require multiple pins to control multiple extension devices, increasing complexity and cost, especially for transmission methods like I2C and SMBus, which also necessitate additional addressing or ID schemes.

Innovation Solution

A cascade extension device with an input terminal, control module, and output terminal that decodes and processes data packets, allowing a processor to control multiple extension devices using only two signal lines by determining command types and routing data packets accordingly, including a counter and buffer module for efficient data handling.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If more extension devices are controlled, then the control capability is improved, but the number of pins required increases

Engineering Contradiction:
Improvecontrol capabilityVSAvoidnumber of pins
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The system segments the control of multiple extension devices by introducing intermediate extension devices between the processor and the actual controlled devices. Each extension device can independently control one or more application devices, dividing the overall control function into multiple manageable segments that share communication resources.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The extension devices serve multiple functions: they act as both controlled devices (with application devices connected) and control devices (able to control other extension devices in the cascade). This multi-functionality allows a single communication interface to manage multiple levels of device control without requiring separate pin sets for each function.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If traditional transmission methods like I2C and SMBus are used, then reliable communication is achieved, but additional addressing or ID schemes are required

Engineering Contradiction:
Improvecommunication reliabilityVSAvoidaddressing scheme complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The extension devices automatically generate and manage their own addresses based on their position in the cascade connection. When an extension device is added to the system, it self-assigns an address sequentially, eliminating the need for manual address configuration or complex addressing schemes. The devices service their own addressing needs without external intervention.

Inventive Principle:
Principle #25Self-service

3Device complexity

If cascade connection is implemented, then the number of pins is reduced, but the command routing and device identification becomes more challenging

Engineering Contradiction:
Improvepin reductionVSAvoidcommand routing complexity
Core Design Contradiction:
Device complexityVSDifficulty of detecting and measuring

Solution Approach 1:

The system implements feedback mechanisms where extension devices report their addresses and status back to the processor. The processor sends detection commands through the cascade, and each extension device responds with its identified information. This feedback loop enables automatic device enumeration and command routing without requiring complex manual configuration or difficult debugging procedures.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11650945B2Cascade extension device and cascade system having the same
Publication Date: 2023.05.16 NUVOTON
  • US11650945B2 patent drawing
  • US11650945B2 patent drawing
  • US11650945B2 patent drawing

AI summary

A cascade extension device and a cascade system having the cascade extension device are provided. The cascade extension device includes a control module, a buffer module, a storage module, and a selecting output module. The cascade system includes a processor and a plurality of extension devices. The processor may simultaneously control the plurality of extension devices through judging the data packet received as a write command, a read command, or a bypass command by a plurality of extension devices.