Cascade Gate Driving Circuit for Narrow Frame Displays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The concentration of gate driver on array (GOA) circuits and signal lines in display panels leads to complex wiring, which is unfavorable for narrow frame designs and increases structural complexity.

Innovation Solution

A driving circuit with a cascade arrangement of gate driving units, including pull-up, pull-down, and bootstrap capacitor modules, reduces wiring space by simplifying stage-transmitting and control signal lines, allowing internal scanning lines to transmit signals, thereby reducing the structural size and cost of the driving circuit.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Extent of automation

If gate driver on array (GOA) circuits and signal lines are concentrated in display regions, then the gate driving function is integrated on the array substrate, but the intermediate wiring complexity increases and narrow frame design becomes unfavorable

Engineering Contradiction:
Improvegate driving integrationVSAvoidwiring complexity
Core Design Contradiction:
Extent of automationVSDevice complexity

Solution Approach 1:

The patent extracts the gate driving circuits from the display region and relocates them to the frame region. Specifically, the gate driving circuits are arranged in the fourth frame region, separating the scanning signal generation from the pixel array area. This extraction reduces the wiring complexity in the display region while maintaining the integrated gate driving functionality on the array substrate.

Inventive Principle:
Principle #2Taking out (Extraction)

2Extent of automation

If gate driver on array (GOA) circuits are integrated on the array substrate, then external gate driving integrated circuits are omitted, but the wiring space and structural size increase

Engineering Contradiction:
Improvegate driving integrationVSAvoidwiring space
Core Design Contradiction:
Extent of automationVSArea of stationary object

Solution Approach 1:

The patent merges multiple functional modules within the gate driving units to reduce wiring space. The gate driving units include integrated components such as the first transistor for signal transmission, the second transistor for potential adjustment, and the third transistor for signal output, all combined within a compact structure in the frame region. This merging reduces the overall wiring space required while maintaining the integrated gate driving function.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If complex wiring is used for gate driving circuits in display regions, then complete signal transmission is achieved, but structural cost increases and design efficiency decreases

Engineering Contradiction:
Improvesignal transmissionVSAvoidstructural cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent segments the gate driving functionality into discrete gate driving units arranged in the frame region. Each gate driving unit is independently structured with specific transistors and connections, allowing for modular manufacturing and reduced structural complexity. This segmentation maintains reliable signal transmission while lowering structural costs through standardized, repeatable unit designs.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11610525B2Driving circuit and display panel
Publication Date: 2023.03.21 TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO LTD
  • US11610525B2 patent drawing
  • US11610525B2 patent drawing
  • US11610525B2 patent drawing

AI summary

The present invention provides a driving circuit and a display panel including at least two gate driving units, and at least two of the gate driving units are connected in a cascade arrangement. an Nth stage driving unit in the at least two of the gate driving units includes a pull-up control module, a pull-up module, a pull-down module, a pull-down maintaining module, and a bootstrap capacitor, wherein N is an integer greater than 0.