Cascode Bias Circuit With Transient Boost for Fast Settling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing stacked cascode amplifiers face challenges in quickly stabilizing biasing voltages during transitions between operating modes, leading to increased settling times and potential data loss due to compromised power consumption.

Innovation Solution

A circuit arrangement with a feedback loop that senses the voltage at a source node of a scaled-down reference circuit and controls the biasing voltage to match a reference voltage, combined with a current boost circuit to enhance charging and discharging of gate capacitors, reducing settling times while maintaining low power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If conventional biasing circuits are used in stacked cascode amplifiers, then power consumption is reduced, but settling time increases during mode transitions

Engineering Contradiction:
Improvesettling timeVSAvoidpower consumption
Core Design Contradiction:
Loss of timeVSUse of energy by moving object

Solution Approach 1:

The biasing circuit dynamically adjusts its operation mode based on the amplifier's state. During mode transitions, the circuit activates a transient stabilization mode that quickly charges/discharges gate capacitors using available charge storage elements. Once stabilized, it switches to a low-power standby mode, thus achieving fast settling during transitions while maintaining low power consumption during steady-state operation.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The circuit pre-charges or pre-discharges gate capacitors before mode transitions occur by maintaining charge storage elements in a ready state during standby mode. This preliminary action ensures that when a transition is needed, the biasing voltage can be quickly established without requiring high power consumption during the actual transition, thus reducing settling time without sacrificing power efficiency.

Inventive Principle:
Principle #10Preliminary action

2Speed

If fast biasing stabilization is implemented during mode transitions, then settling time is reduced, but power consumption increases

Engineering Contradiction:
Improvebiasing voltage stabilization speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by stationary object

Solution Approach 1:

The biasing circuit employs periodic charge transfer mechanisms using clocked switches and charge storage elements. During mode transitions, the circuit activates periodic charging/discharging cycles that rapidly establish the required biasing voltages. During steady-state operation, these periodic actions are minimized or halted, allowing the circuit to consume minimal power while maintaining the capability for fast stabilization when needed.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The circuit changes its operational parameters dynamically - specifically, the current driving capability and charge transfer rate are adjusted based on the amplifier's operational state. During transitions, parameters are set to enable fast voltage establishment; during steady-state, parameters are reduced to minimize power consumption. This is achieved through controlled adjustment of bias currents and switch timing.

Inventive Principle:
Principle #35Parameter changes

3Stability of the object's composition

If conventional biasing is used, then power consumption is low, but voltage stabilization during transitions is slow

Engineering Contradiction:
Improvebiasing voltage stabilityVSAvoidtransition settling time
Core Design Contradiction:
Stability of the object's compositionVSLoss of time

Solution Approach 1:

Charge storage elements (such as capacitors or charge pumps) are introduced as intermediary components between the power supply and the gate capacitors. These intermediaries store electrical charge during low-power periods and rapidly discharge it during transitions, acting as a buffer that enables fast voltage stabilization without requiring continuous high power consumption. This intermediary mechanism decouples the trade-off between speed and power consumption.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The invention extracts the charge storage function from the continuous power supply path and places it in dedicated charge storage elements. By separating the charge accumulation phase (during low-power standby) from the charge utilization phase (during fast transitions), the circuit achieves both low power consumption and fast stabilization. The charge storage elements are taken out as distinct components that can be rapidly discharged without requiring continuous power input.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS11949385B2Transient stabilized cascode biasing
Publication Date: 2024.04.02 PSEMI CORP
  • US11949385B2 patent drawing
  • US11949385B2 patent drawing
  • US11949385B2 patent drawing

AI summary

A biasing circuit with high current drive capability for fast settling of a biasing voltage to a stacked cascode amplifier is presented. According to a first aspect, the biasing circuit uses transistors matched with transistors of the cascode amplifier to generate a boost current during a transition phase that changes the biasing voltage by charging or discharging a capacitor. The boost current is activated during the transition phase and deactivated when a steady-state condition is reached. According to a second aspect, the biasing circuit uses an operational amplifier in a feedback loop that forces a source node of a cascode transistor of a reference circuit, that is a scaled down replica version of the cascode amplifier, to be at a reference voltage. The high gain and high current capability of the operational amplifier, provided by isolating a high frequency signal processed by the cascode amplifier from the reference circuit, allow for a quick settling of the biasing voltage.