Cavity Isolation Oxide for Vertical Junction Transistors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current silicon-based integrated circuit devices, such as MOS transistors, are limited by high junction capacitance, which slows down switching speed due to the need to fully charge and discharge capacitance, hindering faster computer performance.
Innovation Solution
The implementation of silicon-on-insulator (SOI) technology, where a thin insulator layer reduces or eliminates junction capacitance by acting as an efficient barrier between the silicon substrate and doped regions, allowing for faster transistor operation, and further enhanced with shallow trench isolation (STI) to minimize capacitance and improve manufacturability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If a thin insulator layer is placed between impurities and silicon substrate to reduce junction capacitance, then transistor operating speed is improved, but device size reduction and cost reduction become more challenging
Solution Approach 1:
The patent segments the isolation structure by creating a cavity within the isolation oxide layer, separating the conductive material from direct contact with the silicon substrate. This segmentation allows the insulator to maintain its capacitance-reducing function while enabling additional design flexibility for size and cost optimization.
Solution Approach 2:
The patent implements nesting by placing a cavity inside the isolation oxide structure, which itself is embedded within the trench. The conductive material is then positioned within this nested cavity, creating a multi-layered nested structure that achieves size reduction while maintaining the insulator's effectiveness.
2Loss of time
If junction capacitance is reduced by placing insulator between impurities and substrate, then transistor latency decreases, but leakage current control becomes more critical
Solution Approach 1:
The patent introduces an intermediary conductive material within the cavity that is surrounded by isolation oxide. This intermediary structure acts as a mediator that maintains electrical isolation while allowing controlled charge storage, thereby reducing latency without compromising leakage current control through the surrounding oxide barrier.
3Productivity
If isolation oxide is used to reduce junction capacitance, then transistor switching speed improves, but manufacturing complexity increases
Solution Approach 1:
The patent performs preliminary action by forming the cavity within the isolation oxide before depositing the conductive material. This preliminary cavity formation simplifies subsequent manufacturing steps by pre-defining the precise location and geometry where conductive material will be placed, thereby maintaining high switching speed while reducing overall manufacturing complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach significantly reduces transistor latency, enabling higher processing speeds, lower leakage currents, and more compact, cost-effective integrated circuits with stable refresh rates.
Implementation Method 1
placing the transistor's silicon junction area on top of an electrical insulator. The most common insulators employed with this technique are glass and silicon oxide
Data Source
AI summary
Devices, such as transistors, having vertical junction edges. More specifically, shallow trenches are formed in a substrate and filled with an isolation oxide. Cavities are formed in the isolation oxide and filled with a conductive material, such a doped polysilicon. Doped regions may be formed in the substrate directly adjacent the conductive material to form vertical junctions between the polysilicon and the exposed substrate at the trench sidewalls.