Z-Axis Compression Memory Connector for Crosstalk and PCB Congestion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current information handling systems with Small Outline Dual In-Line Memory Modules (SODIMMs) face challenges in achieving high-speed operation due to increased loading on memory channels, congestion in printed circuit boards (PCBs), and inefficient use of surface area, which limits their scalability and reversibility.
Innovation Solution
The implementation of Compression Dual In-Line Memory Module (cDIMM) connectors with a z-axis compression mechanism, featuring high-speed signal contacts arranged in a grid and signal return contacts between columns, reduces signal trace crossings and optimizes PCB layout, enabling higher speeds and improved memory channel routing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If SODIMM connectors are used with traditional PCB layouts, then memory capacity can be increased, but signal trace crossings increase and PCB layer counts increase
Solution Approach 1:
The patent transitions from traditional in-plane signal routing to z-axis vertical signaling through compression connectors. High-speed signals are routed perpendicular to the PCB surface, eliminating the need for multiple PCB layers to accommodate signal trace crossings. This dimensional change allows memory capacity expansion without increasing PCB complexity.
2Quantity of substance
If memory channels are loaded with more memory modules, then memory capacity increases, but high-speed operation becomes difficult to achieve
Solution Approach 1:
The patent replaces traditional mechanical/electrical signal routing through PCB traces with compression-based z-axis connectors. This substitution enables direct vertical signal paths that reduce impedance and signal degradation, allowing high-speed operation even with increased memory channel loading. The compression mechanism provides stable electrical contact without the signal integrity issues of extended PCB traces.
3Quantity of substance
If traditional PCB layouts are used to accommodate more memory, then memory capacity increases, but surface area usage becomes inefficient
Solution Approach 1:
The patent utilizes the z-axis dimension for signal routing and memory module stacking, freeing up PCB surface area. By moving high-speed signals vertically through compression connectors rather than routing them across multiple PCB layers, the design achieves higher memory capacity density without proportionally increasing PCB footprint.
4Object-generated harmful factors
If signal return contacts are positioned between signal contacts, then crosstalk is minimized, but connector design complexity increases
Solution Approach 1:
The patent implements differentiated contact arrangements where signal return contacts are strategically positioned between signal contacts in the grid. This local optimization of contact placement creates electromagnetic shielding that minimizes crosstalk between adjacent high-speed signal pairs. The alternating pattern of signal and return contacts provides localized noise cancellation without requiring complex overall connector architecture.
Data Source
AI summary
A z-axis compression connector includes a plurality of high-speed signal contacts arranged in a grid of M rows by N columns, and a plurality of signal return contacts arranged between the N columns. A first signal return contact is positioned mid-way in line between a first signal contact and a second signal contact, where the first signal contact is in a first row and a first column and the second signal contact is in the first row and a second column adjacent to the first column.