Clock Data Recovery Convergence in PAM-4 Systems
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
PAM-4 receivers face challenges in clock data recovery (CDR) convergence due to initial sampling phase errors and poor data decisions, leading to longer convergence times and potential locking to incorrect phases, especially when the initial sampling phase is close to the optimal sampling phase.
Innovation Solution
The implementation of a circuitry that detects pathological errors symptomatic of severe timing errors in partial response systems, injecting additional compensation into the CDR timing estimate based on the sign and accumulation of the CDR gradient value, thereby accelerating convergence and ensuring correct sampling phase alignment.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a typical CDR feedback control system is used for sampling, then the system can recover clock and data signals, but the convergence time becomes excessively long when the initial sampling phase is close to the optimal sampling phase in PAM-4 systems
Solution Approach 1:
The patent applies preliminary action by detecting pathological errors in data decisions before they cause incorrect CDR phase locking. The illegal data detection circuit identifies erroneous data decisions that occur when the sampling phase is near the optimal point in PAM-4 systems, and preemptively adjusts the CDR phase to avoid convergence to incorrect phases, thereby reducing convergence time and improving reliability.
Solution Approach 2:
The patent implements feedback by using the illegal data detection circuit to monitor data decisions and feed this information back to the CDR phase adjustment mechanism. When pathological errors are detected, the system feeds back phase correction signals to accelerate convergence to the correct sampling phase, resolving the contradiction between convergence speed and reliability.
2Productivity
If PAM-4 modulation is used to achieve higher efficiency, then data transmission efficiency improves, but the quality of data decisions deteriorates even when sampling phase is not fully 0.5 T away from optimal phase
Solution Approach 1:
The patent introduces an intermediary mechanism - the illegal data detection circuit - that acts as a mediator between the PAM-4 data detector and the CDR phase adjustment system. This intermediary detects pathological errors in data decisions caused by PAM-4's sensitivity to phase errors and triggers corrective phase adjustments, thereby maintaining high data transmission efficiency while improving data decision quality.
3Ease of operation
If the CDR operates on decisions from the data detector, then the system can function with available data, but errors in data decisions impact the effectiveness of CDR convergence
Solution Approach 1:
The patent applies feedback by monitoring data decisions from the detector and using illegal data detection to identify errors. When pathological errors are detected, the system feeds back phase correction information to the CDR, improving convergence effectiveness without complicating the overall operation, as the feedback mechanism automatically activates only when needed.
Data Source
AI summary
A clock data recovery circuit detects illegal decisions for received data, accumulates a phase gradient for the data, determines a number of the illegal decisions in a configured window for receiving the data, and if the number of the illegal decisions exceeds a pre-defend number in the window, applies a sum of the accumulated phase gradient and a phase increment having a sign of the accumulated phase gradient to a clock circuit for the data receiver.