CDR Lock Detection Using Frequency Differentials Under Jitter
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing CDR lock detectors based on timing error detection are not sufficiently accurate or fast when handling signals with excess jitter, noise, or temporal shifts, leading to inefficiencies in clock and data recovery.
Innovation Solution
A CDR lock detector that utilizes frequency differentials to determine lock status, employing a frequency differential calculator and decimation to generate a lock indication based on averaged frequency differentials, improving speed and robustness to errors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If timing error detection is used for CDR lock detection, then the detection method is simple to implement, but the accuracy and speed are insufficient when handling signals with excess jitter, noise, or temporal shifts
Solution Approach 1:
The patent changes the detection parameter from timing error to frequency differential. The frequency differential calculator computes the difference between current and previous frequency estimates, providing a more robust metric that is less sensitive to jitter and noise while maintaining implementation feasibility through digital signal processing
Solution Approach 2:
The patent introduces an intermediate frequency differential calculation step between the raw signal and the final lock detection decision. This intermediary process filters out noise and jitter by averaging frequency differentials over multiple cycles, thereby improving measurement precision without directly increasing overall system complexity
2Productivity
If frequency differential calculation with decimation is used, then the speed and robustness improve, but the device complexity increases
Solution Approach 1:
The patent segments the frequency differential calculation into discrete, manageable steps: frequency estimation, differential computation, decimation, and averaging. This segmentation allows each component to be optimized independently and implemented using standard digital signal processing blocks, improving detection speed while controlling complexity
Solution Approach 2:
The patent employs periodic decimation where frequency differentials are calculated and averaged over a fixed number of cycles before making a lock detection decision. This periodic approach speeds up convergence by processing multiple samples efficiently, while the regular structure keeps the implementation complexity manageable
Data Source
AI summary
A transceiver for a network device includes clock data recovery (CDR) circuitry having a digitally controlled oscillator (DCO) and a CDR lock detector, the CDR lock detector including a frequency differential calculator coupled to a first portion of an input to the DCO and configured to determine frequency differentials between a plurality of respective pairs of present first portions of the input to the DCO and corresponding previous first portions of the input to the DCO, and to determine an average of the frequency differentials for the plurality of respective pairs, and circuitry configured to generate, based on the average, an indication of whether the CDR circuitry is locked.