CDR Lock Detection Circuit for Imbalanced Early-Late Vote Ratios

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed communications systems face challenges in achieving accurate clock recovery and data detection due to inherent processing biases and intentional clock rate variations, leading to imbalances in 'early' and 'late' error indications, which can result in false lock detection and inefficient power utilization.

Innovation Solution

The system generates early and late votes for clock recovery by observing transitional data patterns, calculating first and second early-late vote measurements, and outputs a CDR-lock signal when these ratios are within a predetermined threshold, ensuring accurate clock locking and minimizing power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If receive sampling is performed at twice the expected data reception rate to enable independent detection of data and clock components, then clock recovery accuracy is improved, but receiver power utilization increases substantially

Engineering Contradiction:
Improveclock recovery accuracyVSAvoidreceiver power utilization
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The system performs receive sampling at the baud rate (once per unit interval) rather than continuously at twice the rate. The CDR circuit periodically adjusts the sampling phase based on accumulated early-late vote measurements, achieving accurate clock recovery through periodic correction rather than continuous high-rate sampling.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

Instead of always sampling at twice the baud rate (excessive action), the system samples at baud rate and only performs additional processing when needed for clock recovery adjustment. The double-sampling capability is available but not continuously utilized, reducing power consumption while maintaining the ability to achieve accurate timing when required.

Inventive Principle:
Principle #16Partial or excessive action

2Measurement precision

If early-late vote measurements are used to determine clock lock status, then clock recovery accuracy is improved, but false lock detection occurs due to imbalanced vote ratios from processing biases and clock rate variations

Engineering Contradiction:
Improveclock lock detection accuracyVSAvoidfalse lock detection
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The system continuously monitors the early-late vote measurements and uses this feedback to adjust the sampling phase. The CDR circuit compares the current vote measurement with previous measurements and only makes phase adjustments when the vote imbalance exceeds a threshold, preventing false lock detection while maintaining accurate clock recovery.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system dynamically adjusts the sampling phase based on real-time early-late vote measurements rather than using a fixed phase. The CDR circuit continuously adapts to changing conditions including processing biases and clock rate variations, maintaining reliable lock detection despite dynamic imbalances in early-late vote ratios.

Inventive Principle:
Principle #15Dynamics

3Measurement precision

If data-dependent receive equalization is performed to compensate for inter-symbol-interference, then data detection accuracy is improved, but processing complexity and time requirements increase

Engineering Contradiction:
Improvedata detection accuracyVSAvoidprocessing complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The system performs equalization processing in advance of the critical data sampling point. By compensating for inter-symbol-interference effects before the final data decision is made, the system improves detection accuracy without adding complexity to the time-critical sampling path. The CDR and equalization work together to pre-condition the signal for accurate detection.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20220321133A1Clock and data recovery lock detection circuit for verifying lock condition in presence of imbalanced early to late vote ratios
Publication Date: 2022.10.06 KANDOU LABS SA
  • US20220321133A1 patent drawing
  • US20220321133A1 patent drawing
  • US20220321133A1 patent drawing

AI summary

Methods and systems are described for generating early and late votes for a clock recovery system, each early or late vote associated with a detected transitional data pattern in a data stream, generating a first early-late vote measurement reflective of an imbalance between the early and late votes that are generated during a first time interval, generating a second early-late vote measurement reflective of an imbalance between the early and late votes that are generated during a second time interval, comparing the first and the second early-late vote measurements, and outputting a CDR-lock signal at least in part responsive to determining that the first and the second early-late vote measurements are within a predetermined threshold.