Centralized Memory Controller Reduces SSD Pin Count
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory system designs for solid state drives (SSDs) have a high pin count due to parallel communications between multiple memory channel controllers, leading to expensive memory system ASICs and compatibility issues with existing disk drive protocols.
Innovation Solution
A memory system controller that centralizes traditionally distributed SSD functionality, such as NAND control, physical to logical address translation, and wear leveling, allowing for simplified node controllers and reduced pin count through centralized management across multiple channels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If parallel communications are used between multiple memory channel controllers, then performance and bandwidth are improved, but pin count increases leading to higher costs
Solution Approach 1:
The patent merges the functionality of multiple distributed memory channel controllers into a single centralized controller. This consolidation eliminates the need for parallel communications between multiple controllers, thereby reducing the pin count while maintaining the performance benefits through a unified control architecture that manages multiple memory channels sequentially rather than in parallel.
Solution Approach 2:
The centralized memory channel controller is designed to perform multiple functions that were previously distributed across separate controllers. It handles physical to logical address mapping, block management, wear leveling, and data buffering for all memory channels through a single multi-functional unit, reducing the overall system complexity and pin requirements.
2Ease of operation
If multiple copies of memory channel controllers are integrated, then management of multiple channels is improved, but device complexity and cost increase
Solution Approach 1:
The patent combines multiple distributed controller copies into one centralized controller that manages all memory channels. This single controller integrates the channel management functions previously spread across multiple separate controllers, simplifying the overall device structure while maintaining effective control over multiple channels through a unified architecture.
Solution Approach 2:
While consolidating controllers, the patent segments the controller into functional modules that can independently manage different aspects of channel operations. This modular segmentation allows the single centralized controller to handle multiple channels efficiently by dividing management tasks into distinct functional units, reducing complexity while maintaining operational effectiveness.
Data Source
AI summary
The present disclosure includes methods and devices for a memory system controller. In one or more embodiments, a memory system controller includes a host interface communicatively coupled to a system controller. The system controller has a number of memory interfaces, and is configured for controlling a plurality of intelligent storage nodes communicatively coupled to the number of memory interfaces. The system controller includes logic configured to map between physical and logical memory addresses, and logic configured to manage wear level across the plurality of intelligent storage nodes.