Ceramic Electronic Device Gap Control for Crack Prevention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Ceramic electronic devices, such as multilayer ceramic capacitors, face issues with cracking due to low material filling density caused by large insulation gaps formed during the firing or reflow process, which can lead to deteriorated insulation characteristics.

Innovation Solution

A ceramic electronic device with a multilayer structure featuring a conductive layer spaced from the internal electrode layer by a gap of 30 μm or less, and alternately shifted positions of adjacent gaps to reduce low-density sections, preventing crack formation during thermal processes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If large insulation space is formed between external electrodes to ensure insulation, then insulation characteristic is improved, but material filling degree becomes low causing crack occurrence

Engineering Contradiction:
Improveinsulation characteristicVSAvoidmaterial filling degree
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent changes the critical parameter from gap length to gap density by reducing the gap length to 30 μm or less. This parameter change allows the insulation space to maintain adequate insulation while significantly reducing the volume of low-density sections, thereby preventing cracks during thermal processes while preserving insulation characteristics.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If insulation space larger than electrode paste thickness is formed, then insulation characteristic is improved, but low density section is formed reducing structural integrity

Engineering Contradiction:
Improveinsulation characteristicVSAvoidstructural integrity
Core Design Contradiction:
ReliabilityVSStrength

Solution Approach 1:

The patent applies parameter changes by precisely controlling the gap length to 30 μm or less, transforming the insulation space from a large-volume weak structure into a compact insulation barrier that maintains both electrical insulation and structural strength.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If steps are buried by electrode paste, then external electrode insulation is achieved, but large insulation space is required creating low density section

Engineering Contradiction:
Improveexternal electrode insulationVSAvoidmaterial filling degree
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent changes the insulation space dimension parameter to an extremely small scale (30 μm or less), which allows electrode paste to effectively bury steps and form insulation without creating significant low-density sections, thereby improving material filling degree while maintaining insulation.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11676765B2Ceramic electronic device and manufacturing method of the same
Publication Date: 2023.06.13 TAIYO YUDEN KK
  • US11676765B2 patent drawing
  • US11676765B2 patent drawing
  • US11676765B2 patent drawing

AI summary

A ceramic electronic device includes a multilayer structure having a parallelepiped shape in which a first dielectric layer of which a main component is ceramic, a first internal electrode layer, a second dielectric layer of which a main component is ceramic, and a second internal electrode layer are stacked in this order, the first internal electrode layer being exposed to a first end face of the parallelepiped shape, the second internal electrode layer being exposed to a second end face of the parallelepiped shape, wherein in the multilayer structure, a conductive layer is provided on a side of the first end face, at a same level in a stacking direction as the second internal electrode, the conductive layer being spaced from the second internal electrode layer. A length of a gap between the second internal electrode layer and the conductive layer is 30 μm or less.