Ceria-Coated Silica CMP Slurry for Fast Oxide Planarization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing CMP compositions struggle to provide high silicon oxide removal rates, planarization efficiency, and slurry stability, particularly in the manufacturing of 3D memory structures with thick oxide layers, where throughput requirements are high.
Innovation Solution
A CMP composition comprising ceria coated silica particles with a removal rate accelerator, a solvent, and optional additives for pH and conductivity adjustment, surfactants, dispersants, and biological growth inhibitors, achieving a pH of 7 to 11 and conductivity of 0.3-9 mS/cm, with a zeta potential more negative than -25 mV, to enhance polishing efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If ceria abrasive is used to increase silicon oxide removal rate, then removal rate is improved, but slurry stability deteriorates
Solution Approach 1:
The patent introduces silica particles as an intermediary carrier that hosts ceria particles on its surface. This composite structure (silica-ceria composite) allows the ceria to maintain high reactivity with silicon oxide while the silica core provides structural stability and prevents excessive aggregation, thereby resolving the contradiction between high removal rate and slurry stability
Solution Approach 2:
The patent employs composite abrasive particles consisting of silica core with ceria coating or composite. This composite material approach combines the high stability and dispersibility of silica with the high chemical reactivity of ceria, achieving both improved removal rate and maintained slurry stability simultaneously
2Productivity
If thicker oxide layers are polished to meet throughput requirements, then productivity is improved, but manufacturing precision deteriorates
Solution Approach 1:
The patent creates local chemical activity at the particle surface through ceria coating, which concentrates the chemical reaction zone at the oxide-particle interface. This localized chemical action (chemical mechanical planarization) enables efficient material removal while maintaining uniform planarization across the wafer surface, resolving the contradiction between throughput and planarization quality
3Productivity
If removal rate accelerators are added to increase polishing speed, then productivity is improved, but slurry stability deteriorates
Solution Approach 1:
The patent optimizes the chemical composition parameters of the slurry, including pH control (pH 8-11) and conductivity adjustment (0.3-9 mS/cm), to enhance the effectiveness of ceria particles. These parameter optimizations allow the system to achieve high removal rates through controlled chemical mechanisms rather than relying on unstable aggressive additives, thus maintaining both productivity and slurry stability
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The composition achieves silicon oxide removal rates exceeding 10000 Å/min, with high planarization efficiency and excellent slurry stability, suitable for polishing semiconductor wafers in 3D-NAND memory structures.
Implementation Method 1
ceria breaks down silica bonds, forms a Ce-O-Si structure, and thus cleaves silica from the surface
Implementation Method 2
chemical mechanical planarization/polishing
Implementation Method 3
when ceria particles are pressed onto silicon oxide film
Implementation Method 4
dispersants to improve slurry stability, boosters to increase removal rate
Data Source
AI summary
Polishing compositions comprising ceria coated silica particles and organic acids having one selected from the group consisting of sulfonic acid group, phosphonic acid group, pyridine compound, and combinations thereof, with pH between 5 and 10 and electrical conductivity between 0.2 and 10 millisiemens per centimeter provide very high silicon oxide removal rates for advanced semiconductor device manufacturing.