Channel Change Latency Reduction in Digital Video Systems

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Digital video systems experience significant latency when changing channels, which frustrates users and is not effectively addressed by existing techniques that often require complex decoding and storage circuitry or initial display in lower resolution.

Innovation Solution

A multi-media device with demultiplexing, buffering, and indexing circuitry that receives and stores video and audio packetized elementary streams, discards stale data based on presentation time stamps and program clock references to ensure immediate readiness of the latest data for decoding, allowing for synchronized playback and efficient channel switching.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If digital video transmission technology is used to increase the number and kinds of services, then service variety is improved, but channel changing latency increases

Engineering Contradiction:
Improveservice varietyVSAvoidchannel changing latency
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The system performs preliminary actions by pre-decoding video data from multiple channels and storing it in buffer memory before a channel change is requested. When a channel change occurs, the pre-decoded video data is immediately available for playback, eliminating the latency normally associated with real-time decoding. This allows the system to maintain high service variety while achieving fast channel switching.

Inventive Principle:
Principle #10Preliminary action

2Speed

If complex decoding and storage circuitry is used to reduce channel change latency, then channel switching speed is improved, but device complexity increases

Engineering Contradiction:
Improvechannel switching speedVSAvoiddecoding and storage circuitry
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The system segments the video processing function into separate hardware components: a dedicated video decoder processes video data independently, while a separate buffer memory stores the decoded data. This segmentation allows the decoding function to be optimized independently from the storage and playback functions, reducing overall device complexity while maintaining fast channel switching capability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The buffer memory acts as an intermediary between the video decoder and the display system. It temporarily stores pre-decoded video data, allowing the decoder to work independently without waiting for the display system. This intermediary buffer enables fast channel switching by providing immediate access to decoded video data when a channel change is requested.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Loss of time

If video data is pre-decoded and stored in buffer memory, then channel change latency is reduced, but memory requirements increase

Engineering Contradiction:
Improvechannel change latencyVSAvoidbuffer memory capacity
Core Design Contradiction:
Loss of timeVSQuantity of substance

Solution Approach 1:

The system implements a first-in-first-out (FIFO) buffer management strategy where older video data is automatically discarded when the buffer is full, and new video data is continuously written to the buffer. This allows the system to maintain a manageable buffer size while ensuring that the most recent video data from the currently viewed channel is always available for immediate playback during channel changes.

Inventive Principle:
Principle #34Discarding and recovering

Data Source

PatentUS10531132B2Methods and techniques for reducing latency in changing channels in a digital video environment
Publication Date: 2020.01.07 STMICROELECTRONICS INT NV
  • US10531132B2 patent drawing
  • US10531132B2 patent drawing
  • US10531132B2 patent drawing

AI summary

A channel stream is received and demultiplexed into a video packetized elementary stream (PES), audio packetized elementary stream (PES), and program clock reference (PCR). Indexing circuitry stores the video PES and the audio PES in a buffer, locates a presentation time stamp (PTS) in the video PES and stores that PTS in the buffer, locates a start of each group of pictures (GOP) in the video PES and stores those locations in the buffer, and locates a PTS in the audio PES and stores that PTS in the buffer. Control circuitry empties the buffer of an oldest GOP in the video PES if the PCR is greater than the PTS of a second oldest GOP stored in the buffer, and empties the buffer of each PES packet of the audio PES that has a PTS that is less than the PTS of the oldest GOP stored.