Charge Pump Calibration for Voltage Consistency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Charge pumps in semiconductor devices exhibit variability due to fabrication process variations, leading to inconsistent voltage regulation and potential failure to provide specified output voltages, resulting in excessive noise, power consumption, and errors during data programming.
Innovation Solution
A method for screening weak charge pumps and determining an optimal clock period by evaluating their current-voltage plots, using a current sink to test charge pumps under controlled conditions, and adjusting the clock period to ensure consistent output voltage, thereby ensuring all charge pumps on a chip or across chips operate within a uniform I-V curve.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If charge pumps are used to provide regulated voltages, then voltage conversion capability is improved, but fabrication process variations cause output voltage inconsistency and reliability degradation
Solution Approach 1:
The patent applies preliminary action by measuring and characterizing charge pump parameters (such as pump strength and clock period requirements) during the fabrication process or initial operation, before the device is fully deployed. This allows weak charge pumps to be identified and compensated for in advance through calibration data storage and subsequent operation adjustments, ensuring consistent output voltage despite fabrication variations.
2Reliability
If charge pump strength is increased to compensate for weak units, then output voltage capability is improved, but power consumption and noise increase
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the clock period of the charge pump based on measured characteristics. Weak charge pumps are operated at longer clock periods (lower frequencies) rather than increasing drive strength, which achieves the required output voltage while minimizing power consumption and noise. Strong charge pumps operate at shorter clock periods, optimizing overall device performance.
3Reliability
If charge pumps operate at higher clock frequencies to ensure voltage output, then voltage regulation is improved, but power consumption and noise increase
Solution Approach 1:
The patent applies parameter changes by optimizing the clock period for each charge pump based on its measured characteristics. Instead of using a fixed high frequency for all charge pumps, the system determines the minimum required clock frequency for each unit to achieve the target voltage, thereby reducing noise and power consumption while maintaining reliable voltage regulation.
4Reliability
If charge pump parameters are optimized for each unit, then output voltage consistency is improved, but device complexity and calibration time increase
Solution Approach 1:
The patent applies self-service by implementing automated measurement and calibration systems that characterize charge pump parameters during fabrication or initial operation. The system automatically determines optimal clock periods and pump strength parameters for each charge pump, stores this calibration data, and uses it during normal operation. This self-calibrating approach reduces manual intervention and makes the complexity manageable while achieving consistent output voltage across all charge pumps.
Data Source
AI summary
Techniques and apparatuses for identifying weak charge pumps and for setting an optimal clock period for charge pumps to minimize variations in a current-voltage characteristic. A current sink which absorbs a specified current is connected to an output node of a charge pump. In one approach, a success or fail status is set for a charge pump by driving it with a specified clock period in a constantly pumping mode and determining if the output voltage reaches a specified output voltage. In another approach, a success or fail status is set for a charge pump by driving it with a specified clock period in a regulation mode and determining if the period in which the output voltage cycles is a specified multiple, e.g., 2×, of a period of the clock signal. In another approach, an optimal clock period is determined.


