Quarter-Rate Charge-Steering DFE Taps for Lower-Power Clocking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current decision feedback equalizers (DFEs) face challenges in high-speed data transmission due to inter-symbol interference (ISI) and power consumption issues, especially with charge-steering (CS) equalizers requiring extensive clock distribution, which complicates design for increased data rates.
Innovation Solution
The development of simplified clock routing and lower power consumption charge-steering taps for DFEs, utilizing a differential pair of p-channel input transistors and variable capacitors to adjust input bits based on previous output bits, allowing for efficient data processing at higher speeds.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If charge-steering equalizers are used to reduce power consumption, then power savings are achieved, but extensive clock distribution is required which complicates design for high-speed transmission
Solution Approach 1:
The DFE is divided into multiple independent taps, each operating at quarter-rate. This segmentation allows each tap to use simplified clocking without requiring extensive high-speed clock distribution across the entire equalizer, thus reducing overall clock distribution complexity while maintaining power savings
Solution Approach 2:
Multiple identical quarter-rate taps are used instead of a single complex half-rate tap. Each tap is a simplified copy that operates independently at lower speed, eliminating the need for complex clock distribution while achieving the required equalization function through parallel processing
2Productivity
If data transmission speeds are increased, then productivity is improved, but inter-symbol interference and power consumption are exacerbated
Solution Approach 1:
The equalizer uses periodic quarter-rate sampling and processing instead of continuous high-speed operation. By processing data at quarter-rate intervals with multiple taps, the system achieves high effective data transmission speed while reducing instantaneous power consumption and ISI through better signal conditioning at each sampling point
3Productivity
If data transmission speeds are increased, then productivity is improved, but clock distribution complexity increases
Solution Approach 1:
The system segments the high-speed data stream into multiple quarter-rate processing channels. Each channel operates independently with simplified clocking requirements, allowing high overall data transmission speed without the need for complex high-speed clock distribution networks
Solution Approach 2:
Multiple quarter-rate tap circuits are used as simplified copies instead of a single complex high-speed circuit. This copying approach enables high effective data rate through parallel processing while each copy uses simple clocking, eliminating the need for complex clock distribution
Data Source
AI summary
A decision feedback equalizer (DFE) comprises two charge-steering (CS) input latches driven by complementary ½-rate clocks, two pairs of CS primary latches, and two pairs of taps. The primary latches are driven by ¼-rate clocks. In a first aspect, each one of the input latches and the primary latches includes a respective differential pair of n-channel output transistors, and each tap includes a respective differential pair of p-channel input transistors. In a second aspect, each one of the input latches and the primary latches includes a respective differential pair of p-channel input transistors, and each tap includes a respective differential pair of n-channel output transistors. In some implementations, no element of any one of the taps is driven by any ½-rate clock. In some implementations, every switch of at least one of the taps is driven by one of the ¼-rate clocks.