Check Block Generation for Multi-Codeword Error Recovery

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing communication systems face challenges in efficiently recovering erroneous data during simultaneous transmission of multiple services, particularly in scenarios like ultra-reliable and low-latency communications, where error correction performance is poor and retransmissions increase latency.

Innovation Solution

Generating a check block based on first bit sequences derived from encoded bit sequences of multiple code blocks, rather than directly from the code blocks themselves, to improve error correction and reduce latency by omitting hybrid automatic repeat request retransmissions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If check block is generated directly from second bit sequences (encoded bit sequences) of multiple code blocks, then the error correction performance is improved, but the data transmission latency increases due to hybrid automatic repeat request retransmissions

Engineering Contradiction:
Improveerror correction performanceVSAvoiddata transmission latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by generating the check block in advance from selected first bit sequences (which are parts of the encoded second bit sequences) before transmission occurs. This pre-generated check block is then available immediately for error correction without requiring retransmission, thus resolving the contradiction between error correction performance and transmission latency.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If check block is generated from first bit sequences (parts of encoded bit sequences) rather than directly from encoded bit sequences, then error correction performance is improved, but the complexity of the data processing increases

Engineering Contradiction:
Improveerror correction performanceVSAvoiddata processing complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies segmentation by dividing the encoded second bit sequence into multiple first bit sequences and selectively using certain first bit sequences to generate the check block. This segmentation approach improves error correction performance by allowing selective combination of redundant information while managing processing complexity through structured selection rules.

Inventive Principle:
Principle #1Segmentation

3Productivity

If multiple services are transmitted simultaneously in the same time-frequency resource, then the system capacity and productivity are improved, but the reliability of data transmission deteriorates due to increased error occurrence

Engineering Contradiction:
Improvesystem capacityVSAvoiddata transmission reliability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies merging by combining multiple code blocks from different services into a single check block through selective combination of first bit sequences. This allows simultaneous transmission of multiple services in the same time-frequency resource while maintaining reliability through unified error correction capability provided by the combined check block.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS20260025230A1Data processing method and related apparatus
Publication Date: 2026.01.22 HUAWEI TECH CO LTD
  • US20260025230A1 patent drawing
  • US20260025230A1 patent drawing
  • US20260025230A1 patent drawing

AI summary

A data processing method is provided. The method may be applied to the field of communication technologies, and the method includes: generating a check block, where the check block is determined based on first bit sequences respectively corresponding to a plurality of code blocks, the first bit sequence is a part of a second bit sequence, and the second bit sequence is an encoded bit sequence of the code block corresponding to the first bit sequence; and sending the check block and the code blocks. In this way, error correction performance is improved when assisting in code block recovery.