Chip Card Antenna Wire Stacking for High Capacitance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Manufacturing a wire antenna with high capacitance values is challenging due to the difficulty in achieving a small distance between wires with alternating winding orientations, which is necessary for enhancing the resonance frequency of contactless chip cards.
Innovation Solution
The solution involves using a wire with an electrically conductive core coated with an insulating material, arranged in a stacked or triangular configuration with alternating wire directions to form capacitors, where the insulating coating physically contacts adjacent wire portions, allowing for a close distance and high capacitance without critical placement tolerance issues.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If wires are arranged with small distance and alternating winding orientations to achieve high capacitance values, then the resonance frequency is improved, but the manufacturing precision and placement tolerance become critical and difficult to achieve
Solution Approach 1:
The patent transitions from planar wire arrangements to a three-dimensional stacked configuration where wire portions are arranged in multiple layers. This dimensional change allows wires to be positioned with consistent spacing through vertical stacking rather than precise lateral placement, thereby achieving high capacitance values without critical placement tolerance requirements.
Solution Approach 2:
The patent implements a stacked arrangement where wire portions are nested in multiple layers, with lower wire portions positioned beneath upper wire portions. This nesting structure creates consistent inter-wire distances through vertical layering, enabling high capacitance values to be achieved without demanding precise lateral placement tolerance during manufacturing.
2Length of stationary object
If the antenna sheet thickness is reduced to improve chip card performance, then the contactless communication range is enhanced, but the ability to achieve high capacitance values becomes more difficult
Solution Approach 1:
The patent utilizes the vertical dimension by stacking wire portions in multiple layers, allowing capacitance to be increased through vertical layering rather than increasing planar area or thickness. This enables high capacitance values to be achieved within a reduced overall antenna sheet thickness, improving chip card performance while maintaining communication range.
Solution Approach 2:
By nesting wire portions in a stacked multi-layer configuration, the patent achieves high capacitance values within a compact vertical space. This allows the antenna sheet thickness to be reduced while still maintaining the necessary capacitance for optimal resonance frequency and contactless communication performance.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enables the achievement of high capacitance values, reducing the overall thickness of the antenna sheet and improving the resonance frequency of the booster antenna, enhancing the contactless communication range of chip cards.
Implementation Method 1
the wire of the first antenna portion is arranged such that a direction of laying progress of the wire of at least some adjacent wire portions are opposite to each other, such that the at least some adjacent wire portions form a capacitor
Implementation Method 2
The booster antenna may be inductively coupled to the chip antenna and thereby to the chip
Data Source
AI summary
A chip card is provided. The chip card may include a chip card substrate and an antenna structure disposed in or over the chip card substrate, the antenna structure including a wire arranged to form a first antenna portion configured to contactlessly couple to a chip card external device and a second antenna portion configured to couple to a chip antenna, wherein the wire may include an electrically conductive material coated with an electrically insulating material, wherein the wire of the first antenna portion may be arranged such that a direction of laying progress of the wire of at least some adjacent wire portions are opposite to each other, such that the at least some adjacent wire portions may form a capacitor, wherein the isolation material of the at least some adjacent wire portions may be physically contacting each other.