Chip Controller Time Control Parameter Signal Conflict Resolution

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In image forming apparatuses, multiple consumable chips powered on simultaneously can experience signal conflicts due to varying initialization times and frequencies, making it difficult for the apparatus to identify which chip is sending a low-level signal, thus affecting detection accuracy.

Innovation Solution

The implementation of a chip with an installation detecting terminal and a chip controller that outputs a low level after powering on, with a storage unit to store a time control parameter, ensuring that each chip outputs its low level at a unique time point, preventing signal conflicts and allowing for accurate detection.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If multiple chips are controlled to output low levels for detection simultaneously, then detection coverage is improved, but signal conflict occurs making it difficult to identify which chip is sending the signal

Engineering Contradiction:
Improvedetection accuracyVSAvoidsignal source identification
Core Design Contradiction:
Measurement precisionVSLoss of information

Solution Approach 1:

The patent implements periodic action by assigning different time intervals for each chip to output low-level detection signals. The controller sequentially activates each chip's detection terminal at predetermined different time points, transforming simultaneous signal output into time-separated periodic signals. This allows the main body to identify which specific consumable is being detected while maintaining comprehensive detection coverage across all consumables.

Inventive Principle:
Principle #19Periodic action

2Productivity

If multiple chips output low levels at the same time, then detection efficiency is improved, but signal conflict prevents accurate identification of the detecting chip

Engineering Contradiction:
Improvedetection efficiencyVSAvoidsignal identification reliability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies segmentation by dividing the simultaneous detection process into separate time segments for each chip. Instead of all chips outputting signals at once, each chip is assigned a specific time slot or time interval to output its low-level detection signal. This temporal segmentation maintains detection efficiency by systematically covering all chips while ensuring reliable identification of which chip is active at any given moment.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dynamics by making the detection signal output timing flexible and adjustable for each chip. The controller dynamically assigns different time intervals or time points for each chip to output signals, rather than using a fixed simultaneous timing scheme. This dynamic timing approach allows the system to adaptively manage signal output across multiple chips, preventing conflicts while maintaining efficient detection operations.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS12327052B2Chip, chipset, electrical parameter detection method, consumable, and image forming apparatus
Publication Date: 2025.06.10 ZHUHAI PANTUM ELECTRONICS CO LTD
  • US12327052B2 patent drawing
  • US12327052B2 patent drawing
  • US12327052B2 patent drawing

AI summary

A chip, a chip set, an electrical parameter detection method, a consumable, and an image forming apparatus are provided in embodiments of the present disclosure. The chip is capable of being installed on the consumable; and the consumable is capable of being detachably installed on the image forming apparatus. The chip includes an installation detecting terminal; a chip controller configured to control the installation detecting terminal to output a low level after the chip is powered on; and a storage unit configured to store a time control parameter, where the time control parameter is configured to control a time point for the installation detecting terminal to output the low level. The above configuration can realize that the signal conflict between a plurality of chips is not generated when detecting whether the plurality of chips is in a desired contact with the image forming apparatus.