Chip Feature Activation via Power-Pin Voltage Pattern Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing chip communication protocols are limited to specific settings, making it difficult to access all chips through a common protocol, as various protocols are used depending on the system, and there is a need for a universal method to activate chip features externally.
Innovation Solution
A method where a chip with at least two power pins measures voltage values, detects interleaved sync signals different from clock signals, identifies a data sequence, and activates a feature only if the sequence matches a predefined pattern, using the interface's Reset pin and interpreting predefined differences between power pins as sync signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple specific communication protocols are used for different chip types, then each protocol can be optimized for its specific application, but it becomes difficult or impossible to access all chips through a common protocol
Solution Approach 1:
The patent applies universality by creating a single communication interface that can activate multiple different communication protocols and features on the chip. The interface uses voltage measurements between power pins to identify data sequences that trigger different protocols (I2C, SPI, UART, etc.), allowing one interface to serve multiple functions and access various chip features without requiring separate dedicated interfaces for each protocol.
2Ease of operation
If a common communication protocol is designed to access all chip types, then protocol compatibility improves, but the ability to optimize for specific applications and protocols is lost
Solution Approach 1:
The patent applies dynamics by making the communication interface adaptable and reconfigurable. The interface dynamically identifies which protocol or feature to activate by measuring voltage values between power pins during a defined period. Based on the detected data sequence, the interface adjusts its communication parameters and protocol behavior in real-time, allowing it to maintain ease of operation through a single interface while preserving optimization capability for each specific protocol.
Solution Approach 2:
The patent uses parameter changes by varying voltage levels between power pins to encode different data sequences. By measuring these voltage values and comparing them against predefined patterns, the system can identify and activate specific protocols or features. This parameter-based identification mechanism allows the common interface to adapt to different protocol requirements without sacrificing operational simplicity.
3Reliability
If voltage measurements are used to identify data sequences for feature activation, then secure and precise feature control is achieved, but the complexity of the activation process increases
Solution Approach 1:
The patent applies self-service by having the chip perform its own feature activation based on voltage measurements. The chip's communication unit measures the voltage values between power pins, identifies the data sequence, and activates the corresponding feature autonomously. This self-service approach improves reliability by ensuring accurate feature activation while reducing the need for complex external control mechanisms, as the chip handles the identification and activation process internally.
Data Source
Figure 1~2
Figure 3~4
Figure 5
AI summary
Method for activating a feature of a chip(10) having an interface (20) comprising at least two power pins (GND, VCC). The method comprises the following steps: -the chip measures a series of voltage values between said power pins, -the chip detects a series of sync signals different from clock signals, said sync signals being interleaved with said voltage values, -the chip identifies a data sequence from said series of voltage values, and the chip activates the feature only if the data sequence matches a predefined pattern