Chip Authentication Using Hash-Signature Verification

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Payment cards are vulnerable to cloning and fraud due to the inability of existing authentication methods to verify the authenticity of the chip independently of the card body, and these methods are often not implemented by issuers due to cost and complexity, limiting law enforcement's ability to detect counterfeit chips.

Innovation Solution

A computer-implemented method for authenticating a chip in a non-payment transaction setting using cryptographic hashes and signatures, leveraging existing cryptographic keys in the chip and terminal devices, allowing off-card entities to verify chip authenticity through a contactless or contact-based interaction.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If optical inspection methods are used to read markings on chips, then chip identification is possible, but the process is slow and impractical for high-volume production

Engineering Contradiction:
Improvechip inspection speedVSAvoidmarking readability
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The patent replaces optical inspection methods with electrical measurement methods. Instead of using optical microscopes to read markings on chips, the system applies voltage to the chip and measures electrical characteristics (current, resistance, capacitance) to identify the chip. This substitution enables high-speed automated inspection while maintaining identification accuracy.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Productivity

If electrical characteristics are measured to identify chips, then high-speed automated inspection is enabled, but additional test equipment and process complexity are required

Engineering Contradiction:
Improveinspection automation speedVSAvoidtest equipment requirements
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent designs the test equipment to perform multiple functions: it can measure various electrical characteristics (current, resistance, capacitance), handle different chip types, and integrate with existing semiconductor manufacturing equipment. This multi-functionality reduces the need for separate specialized devices and minimizes additional process complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The chip itself serves as the test specimen, requiring no external markings or additional components. The chip's inherent electrical characteristics are used for identification, eliminating the need for separate marking systems or optical inspection equipment.

Inventive Principle:
Principle #25Self-service

3Loss of information

If chip markings are used for identification, then chip information can be read, but the process is too slow for modern high-volume semiconductor manufacturing

Engineering Contradiction:
Improvechip identification accuracyVSAvoidinspection cycle time
Core Design Contradiction:
Loss of informationVSLoss of time

Solution Approach 1:

The patent replaces the mechanical/optical process of reading markings with an electrical measurement process. By applying voltage and measuring electrical characteristics, the system rapidly identifies chips without the time-consuming optical inspection process, reducing inspection cycle time while maintaining identification accuracy.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Enables the detection of genuine chips outside of payment transactions, enhancing fraud detection capabilities for law enforcement and providing an additional authentication factor for cardholders, while utilizing existing cryptographic infrastructure.

Implementation Method 1

the chip capacitor 202 may be charged with an amount of electrical charge Q, equal to the product of the capacitance C of the chip capacitor 202 and a voltage V

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentEP4416621B1Chip authentication
Publication Date: 2026.05.06 MASTERCARD INT INC
  • EP4416621B1 patent drawingFigure 1
  • EP4416621B1 patent drawingFigure 2
  • EP4416621B1 patent drawingFigure 3

AI summary

There is provided a computer-implemented method for authenticating a chip comprised within a user device in a non-payment transaction setting, wherein the method is performed at the chip, the method comprising: storing chip input data; receiving, from a terminal device, an authentication command comprising an authentication code; computing, upon receipt of the authentication command, a user device cryptographic hash comprising the chip input data and the received authentication code; computing a user device cryptographic signature comprising the user device cryptographic hash; sending, to the terminal device, the chip input data, such that the terminal device can compute a terminal device cryptographic hash of the chip input data and the authentication code; and sending, to the terminal device, the user device cryptographic signature to be verified at the terminal device, such that the user device cryptographic hash can be retrieved from the user device cryptographic signature for comparison with the terminal device cryptographic hash to authenticate the chip in a non-payment transaction setting. There is further provided a corresponding computer-implemented method for authenticating a chip comprised within a user device in a non-payment transaction setting, wherein the method is performed at a terminal device. Further provided are associated computing devices adapted to perform the methods, corresponding computer program products, computer-readable storage media and uses.